{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T22:39:11Z","timestamp":1648593551291},"reference-count":26,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[1992,1,1]],"date-time":"1992-01-01T00:00:00Z","timestamp":694224000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1992,1]]},"DOI":"10.1016\/0141-9331(92)90082-5","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"529-539","source":"Crossref","is-referenced-by-count":3,"title":["A data path approach for testing microprocessors with a fault bound: the MC68000 case"],"prefix":"10.1016","volume":"16","author":[{"given":"J","family":"Salinas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F","family":"Lombardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"No 2","key":"10.1016\/0141-9331(92)90082-5_BIB1","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/4.1002","article-title":"Test generation for data-path logic: the F-path method","volume":"Vol 23","author":"Freeman","year":"1988","journal-title":"IEEE J. Sol. State Circ."},{"key":"10.1016\/0141-9331(92)90082-5_BIB2","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/MDT.1985.294746","article-title":"A knowledge-based system for designing testable VLSI chips","volume":"Vol 4","author":"Abadir","year":"1985","journal-title":"IEEE Des. Test."},{"issue":"No 1","key":"10.1016\/0141-9331(92)90082-5_BIB3","first-page":"100","article-title":"Two new approaches simplify testing of microprocessors","author":"Chiang","year":"1976","journal-title":"Electronics"},{"issue":"No 1","key":"10.1016\/0141-9331(92)90082-5_BIB4","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1109\/TC.1980.1675602","article-title":"Test generation for microprocessors","volume":"Vol C-29","author":"Thatte","year":"1980","journal-title":"IEEE Trans. Comput."},{"issue":"No 3","key":"10.1016\/0141-9331(92)90082-5_BIB5","doi-asserted-by":"crossref","first-page":"316","DOI":"10.1109\/43.21850","article-title":"Microprocessor functional testing techniques","volume":"Vol 3","author":"Talkan","year":"1989","journal-title":"IEEE Trans. Comput. Aided Des."},{"issue":"No 1","key":"10.1016\/0141-9331(92)90082-5_BIB6","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TC.1982.1675879","article-title":"Design for testability \u2014 a survey","volume":"Vol C-31","author":"Williams","year":"1982","journal-title":"IEEE Trans. Comput."},{"issue":"No 6","key":"10.1016\/0141-9331(92)90082-5_BIB7","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1109\/TC.1984.1676471","article-title":"Functional testing of microprocessors","volume":"Vol C-33","author":"Brahme","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(92)90082-5_BIB8","series-title":"Proc. IEEE Int. Test Conf.","first-page":"669","article-title":"Fault simulation at the architectural level","author":"Davidson","year":"1984"},{"issue":"No 6","key":"10.1016\/0141-9331(92)90082-5_BIB9","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/TC.1984.1676477","article-title":"Verification testing \u2014 a pseudo exhaustive test technique","volume":"Vol C-33","author":"McCluskey","year":"1984","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(92)90082-5_BIB10","first-page":"158","article-title":"An approach to functional testing of microprocessors","volume":"12","author":"Annaratone","year":"1982"},{"key":"10.1016\/0141-9331(92)90082-5_BIB11","series-title":"Proc. FTCS","first-page":"121","article-title":"Application oriented microprocessor test method","author":"Robach","year":"1980"},{"key":"10.1016\/0141-9331(92)90082-5_BIB12","series-title":"Proc. IEEE CICC","first-page":"72","article-title":"The F-path method of test generation for data path logic","author":"Freeman","year":"1987"},{"key":"10.1016\/0141-9331(92)90082-5_BIB13","series-title":"Proc. IEEE ICCAD","first-page":"12","article-title":"Test methodology for 32-bit processor chips","author":"Bosshart","year":"1986"},{"key":"10.1016\/0141-9331(92)90082-5_BIB14","series-title":"Proc. IEEE ICCAD","first-page":"15","article-title":"Efficient testing of RISC microprocessors","author":"Hsu","year":"1986"},{"key":"10.1016\/0141-9331(92)90082-5_BIB15","series-title":"Proc. IEEE ITC","first-page":"821","article-title":"Testability features of the MC68020","author":"Kuban","year":"1984"},{"issue":"No 2","key":"10.1016\/0141-9331(92)90082-5_BIB16","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1109\/4.1003","article-title":"A knowledge-based test generator for standard cell and iterative array logic circuits","volume":"Vol 23","author":"Varma","year":"1988","journal-title":"IEEE J. Sol. State Circ."},{"key":"10.1016\/0141-9331(92)90082-5_BIB17","series-title":"IEEE Test Conf.","first-page":"37","article-title":"Built-in logic block techniques","author":"Koenemann","year":"1979"},{"key":"10.1016\/0141-9331(92)90082-5_BIB18","series-title":"Proc. IEEE Test Conf.","first-page":"306","article-title":"VLSI design for testability","author":"Chen","year":"1979"},{"issue":"No 4","key":"10.1016\/0141-9331(92)90082-5_BIB19","doi-asserted-by":"crossref","first-page":"361","DOI":"10.1109\/TC.1986.1676771","article-title":"Test schedules for VLSI circuits having built-in test hardware","volume":"Vol C-35","author":"Abadir","year":"1986","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(92)90082-5_BIB20","article-title":"The F-path approach for pattern generation in microprocessor testing","author":"Salinas","year":"1991"},{"key":"10.1016\/0141-9331(92)90082-5_BIB21","series-title":"Proc. IEEE 19th Design Automation Conf.","article-title":"Testing functional faults in VLSI","author":"Yinghua","year":"1982"},{"key":"10.1016\/0141-9331(92)90082-5_BIB22","series-title":"Proc. IEEE Test Conf.","first-page":"378","article-title":"VLSI \u2014 The inadequacy of the stuck-at fault model","author":"Nickel","year":"1980"},{"key":"10.1016\/0141-9331(92)90082-5_BIB23","series-title":"Yield Simulation for Integrated Circuits","author":"Walker","year":"1987"},{"key":"10.1016\/0141-9331(92)90082-5_BIB24","year":"1985"},{"key":"10.1016\/0141-9331(92)90082-5_BIB25","series-title":"Computer Architecture and Parallel Processing","author":"Hwang","year":"1984"},{"key":"10.1016\/0141-9331(92)90082-5_BIB26","article-title":"The Motorola MC68000 Microprocessor Family: Assembly Language, Interface Design, and System Design","author":"Harman","year":"1985"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933192900825?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933192900825?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:27:54Z","timestamp":1553502474000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933192900825"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,1]]},"references-count":26,"journal-issue":{"issue":"10","published-print":{"date-parts":[[1992,1]]}},"alternative-id":["0141933192900825"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(92)90082-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1992,1]]}}}