{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T19:28:00Z","timestamp":1649100480404},"reference-count":7,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[1992,1,1]],"date-time":"1992-01-01T00:00:00Z","timestamp":694224000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1992,1]]},"DOI":"10.1016\/0141-9331(92)90106-4","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T01:33:26Z","timestamp":1047692006000},"page":"453-462","source":"Crossref","is-referenced-by-count":1,"title":["TFGS: a transputer file and graphics system for PC-hosted machines"],"prefix":"10.1016","volume":"16","author":[{"given":"G.D.","family":"Barlas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G","family":"Frangakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E","family":"Skordalakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(92)90106-4_BIB1","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1016\/0141-9331(90)90142-I","article-title":"MS-DOS memory resident transputer graphics server","volume":"Vol 14","author":"Vaughan","year":"1990","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(92)90106-4_BIB2","doi-asserted-by":"crossref","first-page":"440","DOI":"10.1109\/TSE.1980.230492","article-title":"Performance evaluation of asynchronous concurrent systems using Petri nets","author":"Ramamoorthy","year":"1980","journal-title":"IEEE Trans. Softw. Eng."},{"key":"10.1016\/0141-9331(92)90106-4_BIB3","series-title":"Transputer Development System","year":"1988"},{"key":"10.1016\/0141-9331(92)90106-4_BIB4","series-title":"MS-DOS Programmer's Reference","first-page":"107","year":"1991"},{"key":"10.1016\/0141-9331(92)90106-4_BIB5_1","series-title":"Turbo C++ Library Reference","first-page":"111","year":"1990"},{"key":"10.1016\/0141-9331(92)90106-4_BIB5_2","first-page":"251","article-title":"Turbo C++ Library Reference","year":"1990"},{"key":"10.1016\/0141-9331(92)90106-4_BIB6","first-page":"470","article-title":"Pipelined data-parallel algorithms: Part I - concept and modelling","author":"Chung-Ta","year":"1990","journal-title":"IEEE Trans. Parall. Distrib. Syst."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933192901064?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933192901064?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T04:27:47Z","timestamp":1553488067000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933192901064"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,1]]},"references-count":7,"journal-issue":{"issue":"9","published-print":{"date-parts":[[1992,1]]}},"alternative-id":["0141933192901064"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(92)90106-4","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1992,1]]}}}