{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T14:14:46Z","timestamp":1648649686625},"reference-count":16,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1993,6,1]],"date-time":"1993-06-01T00:00:00Z","timestamp":738892800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1993,6]]},"DOI":"10.1016\/0141-9331(93)90005-r","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"281-287","source":"Crossref","is-referenced-by-count":1,"title":["Testability guidelines for multichip modules"],"prefix":"10.1016","volume":"17","author":[{"given":"Kenneth E","family":"Posse","sequence":"first","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(93)90005-R_BIB1","series-title":"Proc. IEEE International Test Conference","first-page":"168","article-title":"The effectiveness of IDDQ, functional and scan tests: how many fault coverages do we need?","author":"Maxwell","year":"1992"},{"key":"10.1016\/0141-9331(93)90005-R_BIB2","first-page":"8","article-title":"Rapid digital fault isolation with FASTRACE","author":"Groves","year":"1979","journal-title":"Hewlett Packard J."},{"key":"10.1016\/0141-9331(93)90005-R_BIB3","first-page":"58","article-title":"Building infrastructure for commodity multichip modules","author":"Andrews","year":"1990","journal-title":"Hybrid Circ. Technol."},{"issue":"No 5","key":"10.1016\/0141-9331(93)90005-R_BIB4","first-page":"259","article-title":"Multichip module testing","volume":"Vol 17","author":"Kessler","year":"1988","journal-title":"Siemens Forsch. Entwickl.-Ber."},{"issue":"No 2","key":"10.1016\/0141-9331(93)90005-R_BIB5","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/41.19061","article-title":"Fundamentals of testability \u2014 a tutorial","volume":"Vol 36","author":"Fritzemeier","year":"1989","journal-title":"IEEE Trans. Indust. Electron."},{"key":"10.1016\/0141-9331(93)90005-R_BIB6","series-title":"Proc. IEEE 1st European Test Conference","first-page":"159","article-title":"Electrical properties and detection methods for CMOS IC defects","author":"Soden","year":"1989"},{"key":"10.1016\/0141-9331(93)90005-R_BIB7","series-title":"Proc. IEEE International Test Conference","first-page":"148","article-title":"Modeling of spot defects in MOS transistors","author":"Syrzycki","year":"1989"},{"key":"10.1016\/0141-9331(93)90005-R_BIB8","series-title":"Proc. IEEE International Test Conference","article-title":"The effect of different test sets on quality level prediction: when is 80% better than 90%","author":"Maxwell","year":"1991"},{"key":"10.1016\/0141-9331(93)90005-R_BIB9","series-title":"Proc. IEEE International Test Conference","first-page":"224","article-title":"Boundary scan testing for multichip modules","author":"Hilla","year":"1992"},{"key":"10.1016\/0141-9331(93)90005-R_BIB10","series-title":"IEEE Standard Test Access Port and Boundary-Scan Architecture","year":"1990"},{"key":"10.1016\/0141-9331(93)90005-R_BIB11","series-title":"The Test Access Port and Boundary Scan Architecture","author":"Maunder","year":"1990"},{"key":"10.1016\/0141-9331(93)90005-R_BIB12","series-title":"Proc. IEEE International Test Conference","first-page":"222","article-title":"A language for describing boundary-scan devices","author":"Parker","year":"1990"},{"key":"10.1016\/0141-9331(93)90005-R_BIB13","series-title":"Proc. IEEE International Test Conference","first-page":"52","article-title":"Interconnect testing with boundary-scan","author":"Wagner","year":"1987"},{"key":"10.1016\/0141-9331(93)90005-R_BIB14","series-title":"Proc. IEEE International Test Conference","first-page":"182","article-title":"Board-level boundary-scan, regaining observability with an additional IC","author":"Ballew","year":"1989"},{"issue":"No 2\/3","key":"10.1016\/0141-9331(93)90005-R_BIB15","doi-asserted-by":"crossref","first-page":"325","DOI":"10.1147\/rd.342.0325","article-title":"Gross delay defect evaluation for a CMOS logic design system product","volume":"Vol 34","author":"Bula","year":"1990","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/0141-9331(93)90005-R_BIB16","author":"Parker","year":"1992"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319390005R?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319390005R?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:29:25Z","timestamp":1553502565000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/014193319390005R"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,6]]},"references-count":16,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1993,6]]}},"alternative-id":["014193319390005R"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(93)90005-r","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1993,6]]}}}