{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T10:07:06Z","timestamp":1648980426044},"reference-count":13,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[1993,1,1]],"date-time":"1993-01-01T00:00:00Z","timestamp":725846400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1993,1]]},"DOI":"10.1016\/0141-9331(93)90055-c","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T01:33:26Z","timestamp":1047692006000},"page":"353-360","source":"Crossref","is-referenced-by-count":1,"title":["A parallel reconfiguration algorithm for WSI\/VLSI processor arrays"],"prefix":"10.1016","volume":"17","author":[{"given":"Jung H","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Kemal","family":"Efe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]}],"member":"78","reference":[{"issue":"No 3","key":"10.1016\/0141-9331(93)90055-C_BIB1","doi-asserted-by":"crossref","first-page":"344","DOI":"10.1109\/TC.1987.1676906","article-title":"Modeling the effect of redundancy or yield and performance of VLSI systems","volume":"Vol C-36","author":"Koren","year":"1987","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(93)90055-C_BIB2","doi-asserted-by":"crossref","first-page":"515","DOI":"10.1109\/12.21144","article-title":"On the design of fault-tolerant two-dimensional systolic arrays for yield enhancement","author":"Kim","year":"1989","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(93)90055-C_BIB3","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/2.48799","article-title":"A taxonomy of reconfiguration techniques for fault-tolerant processor arrays","author":"Chean","year":"1990","journal-title":"Comput."},{"issue":"No 4","key":"10.1016\/0141-9331(93)90055-C_BIB4","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1109\/12.21143","article-title":"Fault-tolerant array processors using single-track switches","volume":"Vol 38","author":"S-Y","year":"1989","journal-title":"IEEE Trans. Comput."},{"issue":"No 9","key":"10.1016\/0141-9331(93)90055-C_BIB5","doi-asserted-by":"crossref","first-page":"952","DOI":"10.1109\/43.35547","article-title":"Reconfiguration of VLSI arrays by covering","volume":"Vol 8","author":"Lombardi","year":"1989","journal-title":"IEEE Trans. Comput. Aid. Des."},{"key":"10.1016\/0141-9331(93)90055-C_BIB6","first-page":"684","article-title":"A review of fault-tolerant techniques for the enhancement of integrated circuit yield","volume":"Vol 74","author":"Moore","year":"1986"},{"key":"10.1016\/0141-9331(93)90055-C_BIB7","series-title":"Fault Tolerance through Reconfiguration in VLSI and WSI Arrays","author":"Negrini","year":"1989"},{"key":"10.1016\/0141-9331(93)90055-C_BIB8","series-title":"ICCAD-89","first-page":"230","article-title":"A novel reconfiguration scheme for 2-D processor arrays","author":"Rhee","year":"1989"},{"key":"10.1016\/0141-9331(93)90055-C_BIB9","series-title":"Intl. Conf. on WSI-91","article-title":"A variable domain approach to reconfiguration of WSI processor arrays","author":"Rhee","year":"1991"},{"key":"10.1016\/0141-9331(93)90055-C_BIB10","series-title":"Intl. Conf. on Wafer Scale Integration","first-page":"75","article-title":"A rule-based reconfiguration for WSI processor arrays","author":"Kim","year":"1992"},{"key":"10.1016\/0141-9331(93)90055-C_BIB11","series-title":"Symposium on the Foundations of Computer Science","first-page":"17","article-title":"An O(|V|X|E|) algorithm for finding maximum matching in general graphs","author":"Micali","year":"1980"},{"issue":"No 2","key":"10.1016\/0141-9331(93)90055-C_BIB12","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/356586.356588","article-title":"System Deadlocks","volume":"Vol 3","author":"Coffman","year":"1971","journal-title":"Comput. Surv."},{"key":"10.1016\/0141-9331(93)90055-C_BIB13","first-page":"220","article-title":"Integrated circuit yield statistics","volume":"Vol C-35","author":"Stapper","year":"1986"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319390055C?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319390055C?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T04:29:34Z","timestamp":1553488174000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/014193319390055C"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,1]]},"references-count":13,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1993,1]]}},"alternative-id":["014193319390055C"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(93)90055-c","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1993,1]]}}}