{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T12:40:41Z","timestamp":1648989641165},"reference-count":28,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[1993,9,1]],"date-time":"1993-09-01T00:00:00Z","timestamp":746841600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1993,9]]},"DOI":"10.1016\/0141-9331(93)90065-f","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T01:33:26Z","timestamp":1047692006000},"page":"415-424","source":"Crossref","is-referenced-by-count":0,"title":["Static instruction scheduling for the HARP multiple-instruction-issue architecture"],"prefix":"10.1016","volume":"17","author":[{"given":"SM","family":"Gray","sequence":"first","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"RG","family":"Adams","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"GJ","family":"Green","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"GB","family":"Steven","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(93)90065-F_BIB1","series-title":"A Computer Architecture: a Quantitative Approach","author":"Hennessy","year":"1991"},{"key":"10.1016\/0141-9331(93)90065-F_BIB2","series-title":"Proc. 18th Ann. Int. Symp. Computer Architecture","first-page":"266","article-title":"IMPACT: an architectural framework for multiple-instruction-issue processors","author":"Chang","year":"1991"},{"issue":"No 6","key":"10.1016\/0141-9331(93)90065-F_BIB3","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1016\/0141-9331(90)90108-8","article-title":"RISC System\/6000 processor architecture","volume":"Vol 14","author":"Groves","year":"1990","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(93)90065-F_BIB4","series-title":"Proc. 4th Int. Conf. Architectural Support for Programming Languages and Operating Systems","first-page":"28","article-title":"The floating point performance of a superscalar SPARC processor","author":"Lee","year":"1991"},{"key":"10.1016\/0141-9331(93)90065-F_BIB5","series-title":"Proc. 13th Ann. Int. Symp. Computer Architecture","first-page":"330","article-title":"HPSm, a high performance restricted data flow architecture having minimal functionality","author":"Hwu","year":"1986"},{"issue":"No 8","key":"10.1016\/0141-9331(93)90065-F_BIB6","doi-asserted-by":"crossref","first-page":"967","DOI":"10.1109\/12.2247","article-title":"A VLIW architecture for a trace scheduling compiler","volume":"Vol 37","author":"Colwell","year":"1988","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(93)90065-F_BIB7","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.19820","article-title":"The Cydra 5 departmental supercomputer","author":"Rau","year":"1989","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(93)90065-F_BIB8","series-title":"Proc. IEEE COMPCON","first-page":"427","article-title":"CREATE-LIFE: A modular design approach for high performance ASIC's","author":"Labrousse","year":"1990"},{"key":"10.1016\/0141-9331(93)90065-F_BIB9","series-title":"ASPLOS III","first-page":"2","article-title":"Architecture and compiler tradeoffs for a long instruction word microprocessor","author":"Cohn","year":"1989"},{"issue":"No 7","key":"10.1016\/0141-9331(93)90065-F_BIB10","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/2.30730","article-title":"Dynamic instruction scheduling and the Astronautics ZS-1","volume":"Vol 22","author":"Smith","year":"1989","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(93)90065-F_BIB11","series-title":"16th Ann. Int. Symp. Computer Architecture","first-page":"78","article-title":"SIMP: a novel high-speed single-processor architecture","author":"Murakami","year":"1988"},{"issue":"No 9","key":"10.1016\/0141-9331(93)90065-F_BIB12","doi-asserted-by":"crossref","first-page":"579","DOI":"10.1016\/0141-9331(89)90017-3","article-title":"HARP: a parallel pipelined RISC processor","volume":"Vol 13","author":"Steven","year":"1989","journal-title":"Microprocessors Microsyst."},{"issue":"No 3","key":"10.1016\/0141-9331(93)90065-F_BIB13","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1016\/0165-6074(90)90001-P","article-title":"Utilising low level parallelism in general purpose code: the HARP project","volume":"Vol 29","author":"Adams","year":"1990","journal-title":"Microprocessing Microprogr."},{"key":"10.1016\/0141-9331(93)90065-F_BIB14","series-title":"Languages and Compilers for Parallel Computing","article-title":"A new compilation technique for parallelizing loops with unpredictable branches on a VLIW architecture","author":"Ebcioglu","year":"1989"},{"key":"10.1016\/0141-9331(93)90065-F_BIB15","series-title":"Proc. 17th Ann. Int. Symp. Computer Architecture","first-page":"344","article-title":"Boosting static scheduling in a superscalar processor","author":"Smith","year":"1990"},{"key":"10.1016\/0141-9331(93)90065-F_BIB16","series-title":"Proc. 2nd Int. Conf. Architectural Support for Programming Languages and Operating Systems","first-page":"105","article-title":"A study of scalar compilation techniques for pipelined supercomputers","author":"Weiss","year":"1987"},{"key":"10.1016\/0141-9331(93)90065-F_BIB17","series-title":"Proc. ACM SIGPLAN '88 Conf. Programming Language Design and Implementation","first-page":"318","article-title":"Software pipelining: an effective scheduling technique for VLIW machines","author":"Lam","year":"1988"},{"key":"10.1016\/0141-9331(93)90065-F_BIB18","article-title":"Specification of a machine model for the HARP architecture and instruction set-version 3","author":"Steven","year":"1991"},{"key":"10.1016\/0141-9331(93)90065-F_BIB19","first-page":"368","article-title":"HARP: a VLIW RISC processor","author":"Findlay","year":"1991"},{"key":"10.1016\/0141-9331(93)90065-F_BIB20","unstructured":"Steven, G B, Adams, R G, Findlay, P A and Trainis, P A \u2018iHARP: a multiple-instruction-issue processor\u2019 IEE Part F Comput. Digit. Techn. (to appear)"},{"key":"10.1016\/0141-9331(93)90065-F_BIB21","series-title":"PhD Thesis","article-title":"Code generation for a long instruction word architecture","author":"Gray","year":"1991"},{"key":"10.1016\/0141-9331(93)90065-F_BIB22","series-title":"Proc. 3rd Int. Conf. Architectural Support for Programming Languages and Operating Systems","first-page":"272","article-title":"Available instruction level parallelism for superscalar and superpipelined machines","author":"Jouppi","year":"1989"},{"key":"10.1016\/0141-9331(93)90065-F_BIB23","article-title":"A simulation of a HARP architecture in ELLA","author":"Green","year":"1990"},{"issue":"No 4","key":"10.1016\/0141-9331(93)90065-F_BIB24","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1145\/54331.54344","article-title":"A novel effective address calculation mechanism for RISC microprocessors","volume":"Vol 16","author":"Steven","year":"1988","journal-title":"ACM Comput. Arch. News"},{"issue":"No 7","key":"10.1016\/0141-9331(93)90065-F_BIB25","doi-asserted-by":"crossref","first-page":"460","DOI":"10.1109\/TC.1981.1675826","article-title":"Some experiments in local microcode compaction for horizontal machines","volume":"Vol C-30","author":"Davidson","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(93)90065-F_BIB26","article-title":"The implementation of arrays in the HARP research compiler","author":"Gray","year":"1990"},{"key":"10.1016\/0141-9331(93)90065-F_BIB27","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/2.62094","article-title":"An overview of common benchmarks","author":"Weicker","year":"1990","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(93)90065-F_BIB28","series-title":"Proc. 13th Ann. Int. Symp. Computer Architecture","first-page":"396","article-title":"Reducing the cost of branches","author":"McFarling","year":"1986"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319390065F?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:014193319390065F?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T04:50:06Z","timestamp":1553489406000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/014193319390065F"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,9]]},"references-count":28,"journal-issue":{"issue":"7","published-print":{"date-parts":[[1993,9]]}},"alternative-id":["014193319390065F"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(93)90065-f","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1993,9]]}}}