{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T13:27:43Z","timestamp":1648906063936},"reference-count":22,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[1994,1,1]],"date-time":"1994-01-01T00:00:00Z","timestamp":757382400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1994,1]]},"DOI":"10.1016\/0141-9331(94)90048-5","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"331-341","source":"Crossref","is-referenced-by-count":0,"title":["Artificial neural networks on a reconfigurable, fault-tolerant, multi-processor system"],"prefix":"10.1016","volume":"18","author":[{"given":"S","family":"Cavalieri","sequence":"first","affiliation":[]},{"given":"A","family":"Di Stefano","sequence":"additional","affiliation":[]},{"given":"O","family":"Mirabella","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(94)90048-5_BIB1","first-page":"1109","article-title":"Layered neural nets for pattern recognition","volume":"Vol 36","author":"Widrow","year":"1988"},{"issue":"No 1","key":"10.1016\/0141-9331(94)90048-5_BIB2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/70.88112","article-title":"Real time dynamic control of an industrial manipulator using a neural-network-based learning controller","volume":"Vol 6","author":"Miller","year":"1990","journal-title":"IEEE Trans. Robot. Autom."},{"issue":"No 1","key":"10.1016\/0141-9331(94)90048-5_BIB3","doi-asserted-by":"crossref","first-page":"122","DOI":"10.1109\/72.80211","article-title":"ATN communications network control by neural networks","volume":"Vol 1","author":"Hiramatsu","year":"1990","journal-title":"IEEE Trans. Neur. Netw."},{"issue":"No 5","key":"10.1016\/0141-9331(94)90048-5_BIB4","doi-asserted-by":"crossref","first-page":"641","DOI":"10.1109\/70.88082","article-title":"Neural networks architectures for robotic applications","volume":"Vol 5","author":"Kung","year":"1989","journal-title":"IEEE Trans. Robot. Autom."},{"key":"10.1016\/0141-9331(94)90048-5_BIB5","series-title":"Proc. 1st Int. Conf. Neural Networks","article-title":"A parallel implementation of the back propagation algorithm on a network of transputers","author":"Beynon","year":"1988"},{"key":"10.1016\/0141-9331(94)90048-5_BIB6","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/101.41879","article-title":"Digital systems for artificial neural networks","author":"Atlas","year":"1989","journal-title":"IEEE Circ. Dev."},{"key":"10.1016\/0141-9331(94)90048-5_BIB7","unstructured":"The Programmable Gate Array Data Book, Xilinx"},{"key":"10.1016\/0141-9331(94)90048-5_BIB8","first-page":"121","article-title":"Explorations in Parallel Distributed Processing","author":"McClelland","year":"1988"},{"issue":"No 12","key":"10.1016\/0141-9331(94)90048-5_BIB9","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1109\/TC.1987.5009502","article-title":"The warp computer: architecture, implementation and performance","volume":"Vol C-36","author":"Annartone","year":"1987","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(94)90048-5_BIB10","series-title":"Proc. IEEE 1st Int. Conf. Neural Networks","first-page":"II-159","article-title":"The creation of Delta: a new concept of ANS processing","author":"Works","year":"1988"},{"key":"10.1016\/0141-9331(94)90048-5_BIB11","series-title":"Proc. IEEE 1st Int. Conf. Neural Networks","first-page":"III-443","article-title":"A chipset for high speed simulation of neural network systems","author":"Garth","year":"1987"},{"issue":"No 3","key":"10.1016\/0141-9331(94)90048-5_BIB12","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/6.4520","article-title":"Neurocomputing: picking the human brain","volume":"Vol 25","author":"Hecht-Nielsen","year":"1988","journal-title":"IEEE Spectrum"},{"key":"10.1016\/0141-9331(94)90048-5_BIB13","series-title":"Proc. IEEE 1st Int. Conf. Neural Networks","first-page":"III-427","article-title":"Neural network emulation hardware design considerations","author":"Cruz","year":"1989"},{"key":"10.1016\/0141-9331(94)90048-5_BIB14","series-title":"Proc. IEEE 1st Int. Conf. Neural Networks","first-page":"III-531","article-title":"CONE-computational network environment","author":"Hanson","year":"1987"},{"key":"10.1016\/0141-9331(94)90048-5_BIB15","year":"1989","journal-title":"TMS32025 User's Manual Texas Instruments"},{"key":"10.1016\/0141-9331(94)90048-5_BIB16","series-title":"Proc. ISCAS91","first-page":"2538","article-title":"On the design of a multiprocessor architecture for neural network simulation","author":"Cavalieri","year":"1991"},{"key":"10.1016\/0141-9331(94)90048-5_BIB17","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/MC.1986.1663180","article-title":"Fault-tolerance considerations in large, multiple-processor systems","author":"Kuhl","year":"1986","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(94)90048-5_BIB18","series-title":"Proc. 13th Int. Symp. Fault-Tolerant Computing","first-page":"56","article-title":"An integrated approach to error recovery in distributed computing systems","author":"Hosseini","year":"1983"},{"key":"10.1016\/0141-9331(94)90048-5_BIB19","series-title":"Proc. 1984 Int. Conf. Parallel Processing","first-page":"32","article-title":"Error recovery in multicomputers using global checkpoints","author":"Tamir","year":"1984"},{"key":"10.1016\/0141-9331(94)90048-5_BIB20","series-title":"LCA Development System Xilinx","year":"1986"},{"key":"10.1016\/0141-9331(94)90048-5_BIB21","series-title":"Proc. Int. Workshop on Timed Petri Nets","first-page":"80","article-title":"On Petri nets with stochastic timing","author":"Ajmone Marsan","year":"1985"},{"key":"10.1016\/0141-9331(94)90048-5_BIB22","series-title":"Proc. Workshop on Supercomputing Tools for Science and Engineering","article-title":"Supercomputing using VLIW architectures: executing many RISC operations every clock tick","author":"Fisher","year":"1989"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194900485?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194900485?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:52:37Z","timestamp":1553503957000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933194900485"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,1]]},"references-count":22,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1994,1]]}},"alternative-id":["0141933194900485"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(94)90048-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1994,1]]}}}