{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T10:45:31Z","timestamp":1648982731352},"reference-count":15,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1994,5,1]],"date-time":"1994-05-01T00:00:00Z","timestamp":767750400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1994,5]]},"DOI":"10.1016\/0141-9331(94)90082-5","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T01:33:26Z","timestamp":1047692006000},"page":"193-203","source":"Crossref","is-referenced-by-count":1,"title":["RSM \u2014 a restricted shared memory architecture for high speed interprocessor communication"],"prefix":"10.1016","volume":"18","author":[{"given":"Gul N","family":"Khan","sequence":"first","affiliation":[]},{"given":"Khalid","family":"Mahmud","sequence":"additional","affiliation":[]},{"given":"M","family":"Salman Igbal","sequence":"additional","affiliation":[]},{"given":"Haroon U","family":"Rashid","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(94)90082-5_BIB1","year":"1989"},{"key":"10.1016\/0141-9331(94)90082-5_BIB2","series-title":"Proc. National Workshop on Parallel Computing: Architectures and Applications","first-page":"30","article-title":"TDRP: A transputer based dynamic reconfigurable parallel computer system","author":"Khan","year":"1992"},{"issue":"No 2","key":"10.1016\/0141-9331(94)90082-5_BIB3","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1016\/0141-9331(91)90086-U","article-title":"High speed transputer communication using shared memory","volume":"Vol 15","author":"Boianov","year":"1991","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(94)90082-5_BIB4","series-title":"Proc. Fifth Distributed Memory Computing Conference","first-page":"660","article-title":"Communication on HC16\u2014A study of methods and performance in a hypercubic network based on dual port RAM","author":"Aske","year":"1990"},{"issue":"No 1","key":"10.1016\/0141-9331(94)90082-5_BIB5","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/12.8729","article-title":"An orthogonal multiprocessor for parallel scientific computations","volume":"Vol 38","author":"Hwang","year":"1989","journal-title":"IEEE Trans. Comput."},{"issue":"No 8","key":"10.1016\/0141-9331(94)90082-5_BIB6","doi-asserted-by":"crossref","first-page":"666","DOI":"10.1145\/359576.359585","article-title":"Communicating sequential processes","volume":"Vol 21","author":"Hoare","year":"1978","journal-title":"Comm. ACM"},{"key":"10.1016\/0141-9331(94)90082-5_BIB7","series-title":"Multiprocessors and Array Processors","first-page":"103","article-title":"Modifying algorithms to achieve greater than linear performance improvements on the ELX51 6400 multiprocessor","author":"McGrogan","year":"1987"},{"key":"10.1016\/0141-9331(94)90082-5_BIB8","author":"Tabak","year":"1990"},{"issue":"No 6","key":"10.1016\/0141-9331(94)90082-5_BIB9","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MC.1987.1663590","article-title":"Multiple bus architectures","volume":"Vol 20","author":"Mudge","year":"1987","journal-title":"IEEE Comput."},{"issue":"No 2","key":"10.1016\/0141-9331(94)90082-5_BIB10","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/2.67209","article-title":"Paradigm: A highly scalable shared-memory multicomputer architecture","volume":"Vol 24","author":"Cheriton","year":"1991","journal-title":"IEEE Comput."},{"issue":"No 9","key":"10.1016\/0141-9331(94)90082-5_BIB11","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/2.156381","article-title":"DDM-A cache-only memory architecture","volume":"Vol 25","author":"Hagersten","year":"1992","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(94)90082-5_BIB12","series-title":"Proc. 9th IEEE Int. Conf. Computer Architectures","first-page":"27","article-title":"The NYU Ultracomputer\u2014Designing an MIMD shared memory parallel computer","author":"Gottlieb","year":"1982"},{"issue":"No 3","key":"10.1016\/0141-9331(94)90082-5_BIB13","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.121510","article-title":"The Stanford Dash multiprocessor","volume":"Vol 25","author":"Lenoski","year":"1992","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(94)90082-5_BIB14","year":"1989"},{"issue":"No 9","key":"10.1016\/0141-9331(94)90082-5_BIB15","doi-asserted-by":"crossref","first-page":"783","DOI":"10.1049\/el:19930524","article-title":"Scalable and fault tolerant restricted shared memory architecture","volume":"Vol 29","author":"Khan","year":"1993","journal-title":"Electron. Lett."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194900825?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194900825?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T04:52:07Z","timestamp":1553489527000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933194900825"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,5]]},"references-count":15,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1994,5]]}},"alternative-id":["0141933194900825"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(94)90082-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1994,5]]}}}