{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T22:00:12Z","timestamp":1649109612734},"reference-count":21,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[1994,10,1]],"date-time":"1994-10-01T00:00:00Z","timestamp":780969600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1994,10]]},"DOI":"10.1016\/0141-9331(94)90096-5","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"481-488","source":"Crossref","is-referenced-by-count":5,"title":["Systolic array implementation of artificial neural networks"],"prefix":"10.1016","volume":"18","author":[{"given":"K","family":"Vijayan Asari","sequence":"first","affiliation":[]},{"given":"C","family":"Eswaran","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(94)90096-5_BIB1","author":"Rumelhart","year":"1986"},{"issue":"No 1","key":"10.1016\/0141-9331(94)90096-5_BIB2","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/MC.1987.1663364","article-title":"Connectionist architectures for artificial intelligence","volume":"Vol 20","author":"Fahlman","year":"1987","journal-title":"IEEE Comput. Mag."},{"key":"10.1016\/0141-9331(94)90096-5_BIB3","author":"Kandel","year":"1985"},{"issue":"No 5","key":"10.1016\/0141-9331(94)90096-5_BIB4","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1093\/comjnl\/30.5.413","article-title":"Implementing neural networks on parallel computers","volume":"Vol 30","author":"Forrest","year":"1987","journal-title":"Comput. J."},{"key":"10.1016\/0141-9331(94)90096-5_BIB5","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/2.30","article-title":"VLSI implementation of a neural network model","author":"Graf","year":"1988","journal-title":"Comput."},{"issue":"No 1","key":"10.1016\/0141-9331(94)90096-5_BIB6","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MC.1980.1653338","article-title":"The design of special purpose VLSI chips","volume":"Vol 13","author":"Foster","year":"1980","journal-title":"Comput."},{"key":"10.1016\/0141-9331(94)90096-5_BIB7","series-title":"CALTECH Conference on VLSI","article-title":"Let's design algorithms for VLSI systems","author":"Kung","year":"1979"},{"key":"10.1016\/0141-9331(94)90096-5_BIB8","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MASSP.1985.1163741","article-title":"VLSI array processors","author":"Kung","year":"1985","journal-title":"IEEE ASSP Mag."},{"key":"10.1016\/0141-9331(94)90096-5_BIB9","series-title":"Proc IEEE Int Conf ASSP","first-page":"25","article-title":"An algorithm basis for systolic\/wavefront array software","author":"Kung","year":"1984"},{"key":"10.1016\/0141-9331(94)90096-5_BIB10","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why systolic architectures?","author":"Kung","year":"1982","journal-title":"Comput."},{"key":"10.1016\/0141-9331(94)90096-5_BIB11","series-title":"Elliptic Problem Solvers II 1","first-page":"141","article-title":"An algebra for systolic computation","author":"Kung","year":"1984"},{"issue":"No 10","key":"10.1016\/0141-9331(94)90096-5_BIB12","doi-asserted-by":"crossref","first-page":"1651","DOI":"10.1109\/29.7553","article-title":"Systolic architectures for vector quantization","volume":"Vol 36","author":"Davidson","year":"1988","journal-title":"IEEE Trans. ASSP"},{"key":"10.1016\/0141-9331(94)90096-5_BIB13","author":"Mead","year":"1989"},{"issue":"No 5","key":"10.1016\/0141-9331(94)90096-5_BIB14","doi-asserted-by":"crossref","first-page":"643","DOI":"10.1109\/31.31311","article-title":"Implementing neural architectures using analog VLSI circuits","volume":"Vol 36","author":"Maher","year":"1989","journal-title":"IEEE Trans. Circ. Syst."},{"issue":"No 5","key":"10.1016\/0141-9331(94)90096-5_BIB15","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1109\/31.31321","article-title":"A digital architecture employing stochastism for the simulation of Hopfield neural nets","volume":"Vol 36","author":"Van Den Bout","year":"1989","journal-title":"IEEE Trans. Circ. Syst."},{"issue":"No 5","key":"10.1016\/0141-9331(94)90096-5_BIB16","doi-asserted-by":"crossref","first-page":"739","DOI":"10.1109\/31.31322","article-title":"A digital neuron-type processor and its VLSI design","volume":"Vol 36","author":"Habib","year":"1989","journal-title":"IEEE Trans. Circ. Syst."},{"key":"10.1016\/0141-9331(94)90096-5_BIB17","first-page":"3088","article-title":"Neurons with graded response have collective computational properties like those of two-state neurons","volume":"Vol 81","author":"Hopfield","year":"1984"},{"key":"10.1016\/0141-9331(94)90096-5_BIB18","doi-asserted-by":"crossref","first-page":"625","DOI":"10.1126\/science.3755256","article-title":"Computing with neural circuits: a model","volume":"Vol 233","author":"Hopfield","year":"1986","journal-title":"Science"},{"key":"10.1016\/0141-9331(94)90096-5_BIB19","doi-asserted-by":"crossref","first-page":"533","DOI":"10.1109\/TCS.1986.1085953","article-title":"Simple neural optimization network: an A\/D converter, signal decision circuit and a linear programming circuit","volume":"Vol CAD-33","author":"Tank","year":"1986","journal-title":"IEEE Trans. Circ. Syst."},{"issue":"No 5","key":"10.1016\/0141-9331(94)90096-5_BIB20","doi-asserted-by":"crossref","DOI":"10.1109\/TSMC.1983.6313075","article-title":"Absolute stability of global pattern formation and parallel memory storage by competitive neural networks","volume":"Vol. 13","author":"Cohen","year":"1983","journal-title":"IEEE Trans. Syst. Man Cybern."},{"issue":"No 2","key":"10.1016\/0141-9331(94)90096-5_BIB21","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MASSP.1987.1165576","article-title":"An introduction to computing with neural nets","volume":"Vol 4","author":"Lippmann","year":"1987","journal-title":"IEEE ASSP Mag."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194900965?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194900965?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,18]],"date-time":"2020-03-18T02:42:57Z","timestamp":1584499377000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933194900965"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,10]]},"references-count":21,"journal-issue":{"issue":"8","published-print":{"date-parts":[[1994,10]]}},"alternative-id":["0141933194900965"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(94)90096-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1994,10]]}}}