{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T02:42:36Z","timestamp":1648521756200},"reference-count":15,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1994,4,1]],"date-time":"1994-04-01T00:00:00Z","timestamp":765158400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1994,4]]},"DOI":"10.1016\/0141-9331(94)90112-0","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"151-163","source":"Crossref","is-referenced-by-count":0,"title":["Investigating the effects of induced faults in transputer systems"],"prefix":"10.1016","volume":"18","author":[{"given":"A.M.","family":"Mukherjee","sequence":"first","affiliation":[]},{"given":"A.M.","family":"Tyrrell","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(94)90112-0_BIB1","series-title":"Resilicot Computing Systems","first-page":"122","article-title":"Software safety","author":"Leverson","year":"1985"},{"key":"10.1016\/0141-9331(94)90112-0_BIB2","series-title":"A Resilient Computing System","first-page":"11","article-title":"Hardware fault tolerance","author":"Carter","year":"1985"},{"key":"10.1016\/0141-9331(94)90112-0_BIB3","doi-asserted-by":"crossref","first-page":"361","DOI":"10.1016\/0141-9331(91)90097-Y","article-title":"A fault-tolerant multi-transputer system for space applications","volume":"Vol 15","author":"Castro","year":"1991","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(94)90112-0_BIB4","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1016\/0141-9331(91)90065-N","article-title":"Transputer based fault tolerance in safety-critical systems","volume":"Vol 15","author":"Thompson","year":"1991","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(94)90112-0_BIB5","series-title":"Fault Tolerant and Fault Testable Hardware Design","author":"Lala","year":"1985"},{"key":"10.1016\/0141-9331(94)90112-0_BIB6","series-title":"Fault tolerance: Principles and Practice","author":"Lee","year":"1990"},{"key":"10.1016\/0141-9331(94)90112-0_BIB7","doi-asserted-by":"crossref","first-page":"1491","DOI":"10.1109\/TSE.1985.231893","article-title":"The N-version approach to fault-tolerant software","volume":"Vol 11","author":"Avizienis","year":"1985","journal-title":"IEEE Trans. Softw. Eng."},{"key":"10.1016\/0141-9331(94)90112-0_BIB8","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1145\/390017.808315","article-title":"Software reliability: the role of programmed exception handling","volume":"Vol 12","author":"Melliar-Smith","year":"1977","journal-title":"SIGPLAN Not."},{"key":"10.1016\/0141-9331(94)90112-0_BIB9","first-page":"171","article-title":"A Program Structure for Error Detection and Recovery","volume":"17","author":"Horning","year":"1974"},{"key":"10.1016\/0141-9331(94)90112-0_BIB10","series-title":"Safety of Computer Control System","first-page":"75","article-title":"The application of fault tolerant techniques to a real-time system","author":"Jackson","year":"1983"},{"key":"10.1016\/0141-9331(94)90112-0_BIB11","doi-asserted-by":"crossref","first-page":"627","DOI":"10.1016\/0141-9331(89)90070-7","article-title":"A database for investigating the effects of induced faults","volume":"Vol 13","author":"Carpenter","year":"1989","journal-title":"Microprocessors Microsyst."},{"issue":"No 3","key":"10.1016\/0141-9331(94)90112-0_BIB12","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/40.31478","article-title":"The Transputer T414 instruction set","volume":"Vol 9","author":"Nicoud","year":"1989","journal-title":"IEEE Micro"},{"key":"10.1016\/0141-9331(94)90112-0_BIB13","series-title":"Transputer Instruction Set: A Compiler Writer's Guide","year":"1988"},{"key":"10.1016\/0141-9331(94)90112-0_BIB14","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1016\/0165-6074(89)90252-4","article-title":"Scheduling and parallel operations on the transputer","volume":"Vol 26","author":"Tyrrell","year":"1989","journal-title":"Microprocessing Microprogr."},{"key":"10.1016\/0141-9331(94)90112-0_BIB15","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1016\/0141-9331(90)90095-D","article-title":"3D parity checking models for errors in RAM memories used in space on-board computers","volume":"Vol 14","author":"Kuo","year":"1990","journal-title":"Microprocessors Microsysts."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194901120?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194901120?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:51:53Z","timestamp":1553503913000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933194901120"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,4]]},"references-count":15,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1994,4]]}},"alternative-id":["0141933194901120"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(94)90112-0","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1994,4]]}}}