{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,26]],"date-time":"2023-08-26T15:54:36Z","timestamp":1693065276876},"reference-count":13,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1996,3,1]],"date-time":"1996-03-01T00:00:00Z","timestamp":825638400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1996,3]]},"DOI":"10.1016\/0141-9331(95)01060-2","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T08:59:15Z","timestamp":1027587555000},"page":"3-16","source":"Crossref","is-referenced-by-count":9,"title":["The word-invalidate cache coherence protocol"],"prefix":"10.1016","volume":"20","author":[{"given":"Milo","family":"Toma\u0161evi\u0107","sequence":"first","affiliation":[]},{"given":"Veljko","family":"Milutinovi\u0107","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(95)01060-2_BIB1","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/2.15","article-title":"Synchronization, coherence, and event ordering in multiprocessors","volume":"21","author":"Dubois","year":"1988","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(95)01060-2_BIB2","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.1994.363067","article-title":"Hardware approaches to cache coherence in shared memory multiprocessors","author":"Toma\u0161evi\u0107","year":"1994","journal-title":"IEEE Micro."},{"key":"10.1016\/0141-9331(95)01060-2_BIB3","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/40.331392","article-title":"Hardware approaches to cache coherence in shared memory multiprocessors","author":"Toma\u0161evi\u0107","year":"1994","journal-title":"IEEE Micro."},{"key":"10.1016\/0141-9331(95)01060-2_BIB4","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/6513.6514","article-title":"Cache coherence protocols: evaluation using a multiprocessor simulation model","volume":"4","author":"Archibald","year":"1986","journal-title":"ACM Trans. Comput. Syst."},{"key":"10.1016\/0141-9331(95)01060-2_BIB5","series-title":"Proc. 15th ISCA","first-page":"373","article-title":"A characterization of sharing in parallel programs and its application to coherency protocol evaluation","author":"Eggers","year":"1988"},{"key":"10.1016\/0141-9331(95)01060-2_BIB6","series-title":"Proc. 25th HICSS","first-page":"427","article-title":"A simulation study of snoopy cache coherence protocols","author":"Toma\u0161evi\u0107","year":"1992"},{"key":"10.1016\/0141-9331(95)01060-2_BIB7","series-title":"Proc. 7th Int. Parallel Processing Symp.","first-page":"16","article-title":"Cache protocols with partial block invalidations","author":"Chen","year":"1993"},{"key":"10.1016\/0141-9331(95)01060-2_BIB8","series-title":"Proc. 12th ISCA","first-page":"276","article-title":"Implementing a cache consistency protocol","author":"Katz","year":"1985"},{"key":"10.1016\/0141-9331(95)01060-2_BIB9","article-title":"The Dragon computer system, an early overview","author":"McCreight","year":"1984"},{"key":"10.1016\/0141-9331(95)01060-2_BIB10","series-title":"Proc. 15th ISCA","first-page":"308","article-title":"An accurate and efficient performance analysis technique for multiprocessor snoopying cache coherency protocols","author":"Vernon","year":"1988"},{"key":"10.1016\/0141-9331(95)01060-2_BIB11","series-title":"Quantitative System Performance, Computer System Analysis Using Queueing Network Models","author":"Lazovska","year":"1984"},{"key":"10.1016\/0141-9331(95)01060-2_BIB12","author":"Rose","year":"1992"},{"key":"10.1016\/0141-9331(95)01060-2_BIB13","article-title":"Trade-offs in processor-architecture and data buffer design","author":"Mulder","year":"1987"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933195010602?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933195010602?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,29]],"date-time":"2019-04-29T21:58:35Z","timestamp":1556575115000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933195010602"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,3]]},"references-count":13,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1996,3]]}},"alternative-id":["0141933195010602"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(95)01060-2","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1996,3]]}}}