{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T00:03:35Z","timestamp":1649030615833},"reference-count":26,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1996,5,1]],"date-time":"1996-05-01T00:00:00Z","timestamp":830908800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1996,5]]},"DOI":"10.1016\/0141-9331(95)01075-0","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T12:59:15Z","timestamp":1027601955000},"page":"175-184","source":"Crossref","is-referenced-by-count":3,"title":["System prototyping in the COBRA project"],"prefix":"10.1016","volume":"20","author":[{"given":"Gernot","family":"Koch","sequence":"first","affiliation":[]},{"given":"Ulrich","family":"Weinmann","sequence":"additional","affiliation":[]},{"given":"Udo","family":"Kebschull","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Rosenstiel","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(95)01075-0_BIB1","series-title":"Proc. European Design Automation Conference","article-title":"Structured analysis and VHDL in embedded ASIC design verification","author":"Tikkanen","year":"1990"},{"key":"10.1016\/0141-9331(95)01075-0_BIB2","series-title":"Formal Methods for VLSI Design","article-title":"Synchronized transitions","author":"Staunstrup","year":"1990"},{"key":"10.1016\/0141-9331(95)01075-0_BIB3","series-title":"Information Processing Systems\u2014Open Systems Interconnection\u2014LOTOS: A Formal Description Technique Based on the Temporal Ordering of Observational Behaviour","year":"1989"},{"key":"10.1016\/0141-9331(95)01075-0_BIB4","year":"1994","journal-title":"COBRA Project Synopsis, ESPRIT III"},{"key":"10.1016\/0141-9331(95)01075-0_BIB5","article-title":"Hardware\/Software Partitioning using UNITY","author":"Barros","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB6","series-title":"Proc. 1st European Design Automation Conference (EuroDAC), 1992","article-title":"Design assistance for CAD frameworks","author":"Lopez","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB7","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/54.245964","article-title":"Hardware-software cosynthesis for microcontrollers","volume":"10","author":"Ernst","year":"1993","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/0141-9331(95)01075-0_BIB8","first-page":"1","article-title":"Paradigm RP: A system for the rapid prototyping of real-time DSP applications","volume":"3","author":"Note","year":"1994","journal-title":"DSP Applic."},{"key":"10.1016\/0141-9331(95)01075-0_BIB9","article-title":"A survey of hardware emulators","author":"Bittruf","year":"1994","journal-title":"Technical Note, ESPRIT Basic Research Project No. 8135"},{"key":"10.1016\/0141-9331(95)01075-0_BIB10","series-title":"FPGA based ASIC Hardware Emulator Architectures","author":"Owen","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB11","series-title":"Introduction to Programmable Active Memories","author":"Bertin","year":"1989"},{"key":"10.1016\/0141-9331(95)01075-0_BIB12","series-title":"Proc. 4th Annual ACM Symp. Parallel Algorithms and Architectures","article-title":"Splash 2","author":"Arnold","year":"1992"},{"key":"10.1016\/0141-9331(95)01075-0_BIB13","series-title":"IEEE Workshop on FPGAs for Custom Computing Machines","article-title":"Virtual computing and the virtual computer","author":"Casselman","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB14","series-title":"Proc. 4th Eurochip Workshop on VLSI Design Training","article-title":"The design and implementation of an educational computer system based on FPGAs","author":"Kebschull","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB15","series-title":"IEEE Workshop on FPGAs for Custom Computing Machines","article-title":"WASMII: a data driven computer on a virtual hardware","author":"Ling","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB16","series-title":"Int. Workshop on Field Programmable Logic and Applications","article-title":"Dynamic reconfiguration of field programmable gate arrays","author":"Lysaght","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB17","series-title":"IEEE Workshop on FPGAs for custom Computing Machines","article-title":"A self-reconfiguring processor","author":"French","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB18","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB19","doi-asserted-by":"crossref","DOI":"10.1109\/ISCAS.1989.100747","article-title":"Combinational profiles of sequential benchmark circuits","author":"Brglez","year":"1989"},{"key":"10.1016\/0141-9331(95)01075-0_BIB20","series-title":"Flows in Networks","author":"Ford","year":"1962"},{"key":"10.1016\/0141-9331(95)01075-0_BIB21","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1002\/j.1538-7305.1970.tb01770.x","article-title":"An efficient heuristic procedure for partitioning graphs","volume":"49","author":"Kernighan","year":"1970","journal-title":"Bell Syst. Tech. J."},{"key":"10.1016\/0141-9331(95)01075-0_BIB22","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"Kirkpatrick","year":"1983","journal-title":"Science"},{"key":"10.1016\/0141-9331(95)01075-0_BIB23","series-title":"Proc. DAC 93","first-page":"315","article-title":"Cost Minimization of Partitions into Multiple Devices","author":"Kuznar","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB24","series-title":"Int. Workshop on Field Programmable Logic and Applications","article-title":"FPGA partitioning under timing constraints","author":"Weinmann","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB25","series-title":"Proc. EURO-DAC 93","article-title":"Technology Mapping for Sequential Circuits based on Retiming Techniques","author":"Weinmann","year":"1993"},{"key":"10.1016\/0141-9331(95)01075-0_BIB26","doi-asserted-by":"crossref","DOI":"10.1109\/ISCAS.1989.100747","article-title":"Combinational profiles of sequential benchmark circuits","author":"Brglez","year":"1989"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933195010750?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933195010750?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T01:58:37Z","timestamp":1556589517000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933195010750"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,5]]},"references-count":26,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,5]]}},"alternative-id":["0141933195010750"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(95)01075-0","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1996,5]]}}}