{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T13:11:46Z","timestamp":1693833106808},"reference-count":12,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1995,1,1]],"date-time":"1995-01-01T00:00:00Z","timestamp":788918400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1995,1]]},"DOI":"10.1016\/0141-9331(95)91858-2","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T15:25:30Z","timestamp":1027610730000},"page":"187-199","source":"Crossref","is-referenced-by-count":5,"title":["Performance issues of a superscalar microprocessor"],"prefix":"10.1016","volume":"19","author":[{"given":"Steven","family":"Wallace","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nader","family":"Bagherzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(95)91858-2_BIB1","series-title":"Superscalar Microprocessor Design","author":"Johnson","year":"1991"},{"key":"10.1016\/0141-9331(95)91858-2_BIB2","series-title":"Proceedings of the 1993 IEEE Custom Integrated Circuits Conference","article-title":"VIPER: A 25 MHz, 100 MIPS peak VLIW microprocessor","author":"Gray","year":"1993"},{"issue":"No 3","key":"10.1016\/0141-9331(95)91858-2_BIB3","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1016\/0141-9331(94)90110-4","article-title":"A performance comparison of several Superscalar processor models with a VLIW processor","volume":"Vol 18","author":"Lenell","year":"1994","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/0141-9331(95)91858-2_BIB4","series-title":"Bulldog: A Compiler for VLIW Architectures","author":"Ellis","year":"1986"},{"key":"10.1016\/0141-9331(95)91858-2_BIB5","article-title":"Design and analysis of a post-pass scheduler for a superscalar digital signal processor","author":"Brown","year":"1993"},{"key":"10.1016\/0141-9331(95)91858-2_BIB6","series-title":"Proceedings of the 1992 IEEE Custom Integrated Circuits Conference","first-page":"30.4.1","article-title":"VLSI Design of the TinyRISC Processor","author":"Abnous","year":"1992"},{"key":"10.1016\/0141-9331(95)91858-2_BIB7","article-title":"Performane analysis of a superscalar architecture","author":"Wallace","year":"1993"},{"key":"10.1016\/0141-9331(95)91858-2_BIB8","article-title":"Analysis and design of a dynamic instruction unit for a superscalar computer architecture","author":"Huang","year":"1993"},{"key":"10.1016\/0141-9331(95)91858-2_BIB9","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MC.1984.1658927","article-title":"Branch prediction strategies and branch target buffer design","author":"Lee","year":"1984","journal-title":"IEEE Compul."},{"key":"10.1016\/0141-9331(95)91858-2_BIB10","series-title":"37th Midwest Symposium on Circuits and Systems","first-page":"42","article-title":"Design and implementation of a 100 MHz reorder buffer","author":"Wallace","year":"1994"},{"key":"10.1016\/0141-9331(95)91858-2_BIB11","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","author":"Smith","year":"1982","journal-title":"Computing Surveys"},{"key":"10.1016\/0141-9331(95)91858-2_BIB12","series-title":"Proceedings of the 1.51h Annual Symposium on Computer Architecture","first-page":"290","article-title":"Performance tradeoffs in cache design","author":"Przybylski","year":"1988"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933195918582?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933195918582?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T06:51:42Z","timestamp":1556347902000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933195918582"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,1]]},"references-count":12,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1995,1]]}},"alternative-id":["0141933195918582"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(95)91858-2","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1995,1]]}}}