{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T18:40:29Z","timestamp":1648752029350},"reference-count":12,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1996,4,1]],"date-time":"1996-04-01T00:00:00Z","timestamp":828316800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1996,4]]},"DOI":"10.1016\/0141-9331(96)01080-0","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"111-123","source":"Crossref","is-referenced-by-count":0,"title":["The design of a non-blocking load processor architecture"],"prefix":"10.1016","volume":"20","author":[{"given":"Per","family":"Stenstr\u00f6m","sequence":"first","affiliation":[]},{"given":"Magnus","family":"Balldin","sequence":"additional","affiliation":[]},{"given":"Jonas","family":"Skeppstedt","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(96)01080-0_BIB1","series-title":"Proc. Int. Conf. Supercomputing","first-page":"338","article-title":"Effects of memory latencies on nonblocking processor\/cache architectures","author":"\u00d6ner","year":"1993"},{"key":"10.1016\/0141-9331(96)01080-0_BIB2","series-title":"Proc. Fifth Int. Conf. Architectural Support for Programming Languages and Operating Systems","first-page":"38","article-title":"Software support for speculative loads","author":"Rogers","year":"1992"},{"key":"10.1016\/0141-9331(96)01080-0_BIB3","series-title":"Proc. 21st Int. Symp. Computer Architecture","first-page":"211","article-title":"Complexity\/performance tradeoffs with non-blocking loads","author":"Farkas","year":"1994"},{"key":"10.1016\/0141-9331(96)01080-0_BIB4","first-page":"246","article-title":"A lockup-free multiprocessor cache design","volume":"Vol. 1","author":"Stenstr\u00f6m","year":"1991"},{"key":"10.1016\/0141-9331(96)01080-0_BIB5","series-title":"Proc. 8th Int. Symp. Computer Architecture","first-page":"81","article-title":"Lockup-free instruction fetch\/prefetch cache organization","author":"Kroft","year":"1981"},{"key":"10.1016\/0141-9331(96)01080-0_BIB6","series-title":"Non-blocking caches for high-performance processors","author":"Franklin","year":"1991"},{"key":"10.1016\/0141-9331(96)01080-0_BIB7","series-title":"Proc. 20th Int. Symp. Computer Architecture","first-page":"191","article-title":"Cache write policies and performance","author":"Jouppi","year":"1993"},{"key":"10.1016\/0141-9331(96)01080-0_BIB8","unstructured":"SPARC Version 8, Reference manual."},{"key":"10.1016\/0141-9331(96)01080-0_BIB9","series-title":"Tech. Rep DT-157","article-title":"Werner Diagrams \u2014 Visual Aid for Design of Synchronous Systems","author":"Werner","year":"1992"},{"key":"10.1016\/0141-9331(96)01080-0_BIB10","series-title":"Computer Architecture \u2014 A Quantitative Approach","author":"Hennessy","year":"1992"},{"key":"10.1016\/0141-9331(96)01080-0_BIB11","article-title":"A Non-Blocking SPARC Processor \u2014 Implementation and Evaluation","author":"Balldin","year":"1994"},{"key":"10.1016\/0141-9331(96)01080-0_BIB12","series-title":"Proc. Third Int. Workshop on Rapid System Prototyping","first-page":"19","article-title":"BBDS \u2014 A design tool for architectural evaluation and rapid prototyping of performance critical digital systems","author":"Breidegard","year":"1992"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933196010800?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933196010800?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T19:51:53Z","timestamp":1555617113000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933196010800"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,4]]},"references-count":12,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1996,4]]}},"alternative-id":["0141933196010800"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(96)01080-0","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1996,4]]}}}