{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T22:52:13Z","timestamp":1649199133178},"reference-count":12,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1996,9,1]],"date-time":"1996-09-01T00:00:00Z","timestamp":841536000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1996,9]]},"DOI":"10.1016\/0141-9331(96)01090-3","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T08:57:47Z","timestamp":1027587467000},"page":"261-265","source":"Crossref","is-referenced-by-count":1,"title":["Performance analysis of Clos interconnection networks under non-uniform traffic patterns"],"prefix":"10.1016","volume":"20","author":[{"given":"A.A.","family":"Veglis","sequence":"first","affiliation":[]},{"given":"A.S.","family":"Pombortsis","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(96)01090-3_BIB1","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/TC.1985.1676571","article-title":"An analysis of processor-memory interconnection networks","volume":"C-34","author":"Bhuyan","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(96)01090-3_BIB2","doi-asserted-by":"crossref","first-page":"834","DOI":"10.1109\/12.83621","article-title":"Performance analysis of multiple bus interconnection networks with hierarchical requesting model","volume":"40","author":"Chen","year":"1991","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(96)01090-3_BIB3","doi-asserted-by":"crossref","first-page":"1438","DOI":"10.1109\/12.8713","article-title":"Performance analysis of multistage interconnection networks with hierarchical requesting model","volume":"37","author":"Chen","year":"1988","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(96)01090-3_BIB4","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/C-M.1981.220290","article-title":"A survey of interconnection networks","author":"Feng","year":"1981","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(96)01090-3_BIB5","doi-asserted-by":"crossref","first-page":"771","DOI":"10.1109\/TC.1981.1675695","article-title":"Performance of processor-memory interconnections for multiprocessors","volume":"C-30","author":"Patel","year":"1981","journal-title":"IEEE Trans. Compt."},{"key":"10.1016\/0141-9331(96)01090-3_BIB6","article-title":"Tutorial: Interconnection networks for parallel and distributed processing","author":"Wu","year":"1984","journal-title":"IEEE Computer Society"},{"key":"10.1016\/0141-9331(96)01090-3_BIB7","first-page":"1481","article-title":"On rearrangeable three-stage connecting networks","volume":"XLI","author":"Belles","year":"1962","journal-title":"Bell Syst. Tech. J."},{"key":"10.1016\/0141-9331(96)01090-3_BIB8","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1002\/j.1538-7305.1953.tb01433.x","article-title":"A study on non-blocking switching networks","volume":"XXXII","author":"Clos","year":"1953","journal-title":"Bell Syst. Tech. J."},{"key":"10.1016\/0141-9331(96)01090-3_BIB9","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/26.212371","article-title":"On self-routing in Clos connection networks","volume":"41","author":"Douglass","year":"1993","journal-title":"IEEE Trans. Comm."},{"key":"10.1016\/0141-9331(96)01090-3_BIB10","doi-asserted-by":"crossref","unstructured":"A.A. Veglis and A.S. Pombortsis, Performability analysis of Clos multiprocessor systems. Inform. Sci. J., to appear.","DOI":"10.1016\/0020-0255(95)00168-9"},{"key":"10.1016\/0141-9331(96)01090-3_BIB11","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/2.19830","article-title":"Performance of multiprocessor interconnection networks","author":"Bhuyan","year":"1989","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(96)01090-3_BIB12","series-title":"Proc. Euromicro","article-title":"On the bandwidth availability of multistage interconnection networks","author":"Veglis","year":"1993"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933196010903?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933196010903?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,29]],"date-time":"2019-04-29T21:55:44Z","timestamp":1556574944000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933196010903"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,9]]},"references-count":12,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1996,9]]}},"alternative-id":["0141933196010903"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(96)01090-3","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1996,9]]}}}