{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:25:36Z","timestamp":1758893136703},"reference-count":13,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1996,9,1]],"date-time":"1996-09-01T00:00:00Z","timestamp":841536000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1996,9]]},"DOI":"10.1016\/0141-9331(96)01092-7","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T18:50:06Z","timestamp":1027623006000},"page":"277-284","source":"Crossref","is-referenced-by-count":8,"title":["Minimal pipeline architecture \u2014 an alternative to superscalar architecture"],"prefix":"10.1016","volume":"20","author":[{"given":"Martti J.","family":"Forsell","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(96)01092-7_BIB1","series-title":"Computer Architecture \u2014 Pipelined and Parallel Processor Design","author":"Flynn","year":"1995"},{"key":"10.1016\/0141-9331(96)01092-7_BIB2","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1990"},{"key":"10.1016\/0141-9331(96)01092-7_BIB3","series-title":"The Architecture of Pipelined Computers","author":"Kogge","year":"1981"},{"key":"10.1016\/0141-9331(96)01092-7_BIB4","article-title":"Super-scalar processor design","author":"Johnson","year":"1989"},{"key":"10.1016\/0141-9331(96)01092-7_BIB5","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MC.1984.1658927","article-title":"Branch prediction strategies and branch target buffer design","volume":"17","author":"Smith","year":"1984","journal-title":"Computer"},{"key":"10.1016\/0141-9331(96)01092-7_BIB6","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","article-title":"An efficient algorithm for exploiting multiple arithmetic units","volume":"11","author":"Tomasulo","year":"1967","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/0141-9331(96)01092-7_BIB7","series-title":"Proc. 10th Annual Int. Symp. on Computer Architecture","first-page":"140","article-title":"Very long instruction word architectures and ELI-512","author":"Fisher","year":"1983"},{"key":"10.1016\/0141-9331(96)01092-7_BIB8","doi-asserted-by":"crossref","first-page":"968","DOI":"10.1109\/TC.1984.1676371","article-title":"Measuring the parallelism available for very long instruction word architectures","volume":"C-33","author":"Nicolau","year":"1984","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(96)01092-7_BIB9","series-title":"Proc. 18th Annual Int. Symp. on Computer Architecture","first-page":"266","article-title":"IMPACT: An architectural framework for multiple-instructionissue processors","author":"Chang","year":"1991"},{"key":"10.1016\/0141-9331(96)01092-7_BIB10","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","article-title":"Trace Scheduling: A technique for global microcode compaction","volume":"C-30","author":"Fisher","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(96)01092-7_BIB11","author":"Forsell","year":"1994"},{"key":"10.1016\/0141-9331(96)01092-7_BIB12","article-title":"SuperDLX \u2014 A generic superscalar simulator","volume":"64","author":"Moura","year":"1993"},{"key":"10.1016\/0141-9331(96)01092-7_BIB13","series-title":"Proc. 14th Annual Int. Symp. on Computer Architecture","first-page":"309","article-title":"The hardware architecture of the CRISP microprocessor","author":"Dizel","year":"1987"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933196010927?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933196010927?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T15:52:07Z","timestamp":1555602727000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933196010927"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,9]]},"references-count":13,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1996,9]]}},"alternative-id":["0141933196010927"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(96)01092-7","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1996,9]]}}}