{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,27]],"date-time":"2023-09-27T13:59:37Z","timestamp":1695823177403},"reference-count":15,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[1995,12,1]],"date-time":"1995-12-01T00:00:00Z","timestamp":817776000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1995,12]]},"DOI":"10.1016\/0141-9331(96)84161-5","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"599-608","source":"Crossref","is-referenced-by-count":6,"title":["Implementation of a RISC microprocessor for programmable logic controllers"],"prefix":"10.1016","volume":"19","author":[{"given":"Gab Seon","family":"Rho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyeong-hoon","family":"Koo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naehyuck","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehyun","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yeong-gi","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wook Hyun","family":"Kwon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(96)84161-5_BIB1","series-title":"Programmable Controllers: Operation and Application","author":"Warnock","year":"1988"},{"issue":"No 7","key":"10.1016\/0141-9331(96)84161-5_BIB2","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1016\/0141-9331(92)90004-D","article-title":"Architecture of a ladder solving processor for programmable controllers","volume":"Vol 16","author":"Kim","year":"1992","journal-title":"Mic roprocessors Microsyst."},{"key":"10.1016\/0141-9331(96)84161-5_BIB3","series-title":"Proc. IECON","first-page":"1966","article-title":"A high speed programmable controller based on Petri net","author":"Murakoshi","year":"1991"},{"issue":"No 12","key":"10.1016\/0141-9331(96)84161-5_BIB4","doi-asserted-by":"crossref","first-page":"1221","DOI":"10.1109\/TC.1984.1676395","article-title":"VLSI processor architecture","volume":"Vol C33","author":"Hennessy","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(96)84161-5_BIB5","first-page":"58","article-title":"Reduced instruction set computer architecture","volume":"Vol 76","author":"Stallings","year":"1988"},{"key":"10.1016\/0141-9331(96)84161-5_BIB6","series-title":"Proc. IECON","first-page":"884","article-title":"A highperformance VLSI chip of programmable controller and its language for instrumentation and electric control","author":"Shimokawa","year":"1991"},{"key":"10.1016\/0141-9331(96)84161-5_BIB7","series-title":"Programmable Controllers-Part 3: Programming Languages, IEC 11313","year":"1993"},{"key":"10.1016\/0141-9331(96)84161-5_BIB8","year":"1990"},{"key":"10.1016\/0141-9331(96)84161-5_BIB9","series-title":"International Conference on Industrial Electronics","article-title":"An architecture of the RISC processor for programmable controllers","author":"Koo","year":"1974"},{"key":"10.1016\/0141-9331(96)84161-5_BIB10","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1990"},{"key":"10.1016\/0141-9331(96)84161-5_BIB11","first-page":"46","article-title":"A Mips R2000 Implementation","author":"Howard","year":"1991","journal-title":"IEEE Comput. Fut."},{"issue":"No 4","key":"10.1016\/0141-9331(96)84161-5_BIB12","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1016\/0141-9331(92)90021-K","article-title":"Design and implementation of the \u2018Tiny RISC\u2019 microprocessor","volume":"Vol 16","author":"Gray","year":"1992","journal-title":"Microprocessors Microsyst."},{"issue":"No 6","key":"10.1016\/0141-9331(96)84161-5_BIB13","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1016\/0141-9331(90)90106-6","article-title":"RISC design for computer image generation","volume":"Vol 14","author":"Anido","year":"1990","journal-title":"Microprocessors Microsyst."},{"issue":"No 6","key":"10.1016\/0141-9331(96)84161-5_BIB14","volume":"Vol 9","year":"1993","journal-title":"Drives Contr."},{"key":"10.1016\/0141-9331(96)84161-5_BIB15","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/54.75662","article-title":"VHDL as input for highlevel synthesis","author":"Camposano","year":"1991","journal-title":"IEEE Des. Test Comput."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933196841615?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933196841615?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,28]],"date-time":"2020-01-28T23:50:59Z","timestamp":1580255459000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933196841615"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,12]]},"references-count":15,"journal-issue":{"issue":"10","published-print":{"date-parts":[[1995,12]]}},"alternative-id":["0141933196841615"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(96)84161-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1995,12]]}}}