{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T00:44:36Z","timestamp":1648514676006},"reference-count":12,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[1995,12,1]],"date-time":"1995-12-01T00:00:00Z","timestamp":817776000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1995,12]]},"DOI":"10.1016\/0141-9331(96)84162-7","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T12:14:28Z","timestamp":1027599268000},"page":"609-619","source":"Crossref","is-referenced-by-count":3,"title":["Improved RMS for the PC environment"],"prefix":"10.1016","volume":"19","author":[{"given":"Savo","family":"Savi\u0107","sequence":"first","affiliation":[]},{"given":"Milo","family":"Toma\u0161evi\u0107","sequence":"additional","affiliation":[]},{"given":"Veljko","family":"Milutinovi\u0107","sequence":"additional","affiliation":[]},{"given":"Anil","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Natale","sequence":"additional","affiliation":[]},{"given":"Ilya","family":"Gertner","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(96)84162-7_BIB1","series-title":"Proc. 28th IEEE\/ACM Hawaii International Conference on System Sciences","first-page":"84","article-title":"A survey of distributed shared memory systems","author":"Proti\u0107","year":"1995"},{"key":"10.1016\/0141-9331(96)84162-7_BIB2","series-title":"Proc. TENCON-94","first-page":"386","article-title":"A simulation analysis of hardware-oriented DSM approaches","author":"Gruji\u0107","year":"1994"},{"key":"10.1016\/0141-9331(96)84162-7_BIB3","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.1994.363067","article-title":"A survey of hardware solutions for maintenance of cache coherence in shared memory multiprocessors: Part 1","author":"Toma\u0161evi\u0107","year":"1994","journal-title":"IEEE Micro"},{"key":"10.1016\/0141-9331(96)84162-7_BIB4","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/40.331392","article-title":"A survey of hardware solutions for maintenance of cache coherence in shared memory multiprocessors: Part 2","author":"Toma\u0161evi\u0107","year":"1994","journal-title":"IEEE Micro"},{"key":"10.1016\/0141-9331(96)84162-7_BIB5","series-title":"The reflective memory\/memory channel system overview","author":"Gertner","year":"1993"},{"key":"10.1016\/0141-9331(96)84162-7_BIB6","series-title":"Proc. COMPCON '90","first-page":"73","article-title":"Merlin: A superglue for multicomputer systems","author":"Maples","year":"1990"},{"key":"10.1016\/0141-9331(96)84162-7_BIB7","series-title":"Proc. 21st ISCA","first-page":"142","article-title":"Virtual memory mapped network interface for the SHRIMP multicomputer","author":"Blumrich","year":"1994"},{"key":"10.1016\/0141-9331(96)84162-7_BIB8","series-title":"Proc. 28th IEEE\/ACM Hawaii International Conference on System Sciences","first-page":"85","article-title":"Reflective-memory multiprocessor","author":"Lucci","year":"1995"},{"key":"10.1016\/0141-9331(96)84162-7_BIB9","series-title":"Proc. 28th IEEE\/ ACM Hawaii International Conference on System Sciences","first-page":"140","article-title":"A simulation-based comparison of two reflective memory approaches","author":"Jovanovi\u0107","year":"1995"},{"issue":"No 12","key":"10.1016\/0141-9331(96)84162-7_BIB10","first-page":"136","article-title":"Terminology risks with the RISC concept in the risky RISC arena","volume":"Vol 24","author":"Hoevel","year":"1991","journal-title":"IEEE Comput."},{"key":"10.1016\/0141-9331(96)84162-7_BIB11","year":"1992"},{"key":"10.1016\/0141-9331(96)84162-7_BIB12","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/6513.6514","article-title":"Cache coherence protocols: evaluation using a multiprocessor simulation model","volume":"Vol 4","author":"Archibald","year":"1986","journal-title":"ACM Trans. Comput. Syst."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933196841627?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933196841627?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,26]],"date-time":"2019-04-26T03:55:10Z","timestamp":1556250910000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933196841627"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,12]]},"references-count":12,"journal-issue":{"issue":"10","published-print":{"date-parts":[[1995,12]]}},"alternative-id":["0141933196841627"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(96)84162-7","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1995,12]]}}}