{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T18:47:47Z","timestamp":1648666067269},"reference-count":22,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1984,4,1]],"date-time":"1984-04-01T00:00:00Z","timestamp":449625600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems and Software"],"published-print":{"date-parts":[[1984,4]]},"DOI":"10.1016\/0164-1212(84)90017-7","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:06:23Z","timestamp":1062594383000},"page":"7-12","source":"Crossref","is-referenced-by-count":0,"title":["Design synthesis in VLSI and software engineering"],"prefix":"10.1016","volume":"4","author":[{"given":"Robert","family":"Cuykendall","sequence":"first","affiliation":[]},{"given":"Anton","family":"Domic","sequence":"additional","affiliation":[]},{"given":"William H","family":"Joyner","sequence":"additional","affiliation":[]},{"given":"Steve C","family":"Johnson","sequence":"additional","affiliation":[]},{"given":"Steve","family":"Kelem","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"McBride","sequence":"additional","affiliation":[]},{"given":"Jack","family":"Mostow","sequence":"additional","affiliation":[]},{"given":"John E","family":"Savage","sequence":"additional","affiliation":[]},{"given":"Gabriele","family":"Saucier","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0164-1212(84)90017-7_BIB1","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1147\/rd.254.0272","article-title":"Logic Synthesis Through Local Transformations","volume":"25","author":"Darringer","year":"1981","journal-title":"IBM J. of Research and Development"},{"key":"10.1016\/0164-1212(84)90017-7_BIB2","series-title":"Introduction to VLSI Systems","author":"Mead","year":"1980"},{"key":"10.1016\/0164-1212(84)90017-7_BIB3","article-title":"The Silicon Compiler: Panacea, Wishful Thinking, or Old Hat?","author":"Werner","year":"1982","journal-title":"VLSI Design 46-52"},{"key":"10.1016\/0164-1212(84)90017-7_BIB4","series-title":"Proc. 15th Design Automation Conference, IEEE","first-page":"188","article-title":"ICARUS: An Interactive Integrated Circuit Layout Program","author":"Fairbairn","year":"1978"},{"key":"10.1016\/0164-1212(84)90017-7_BIB5","article-title":"Caesar: An Interactive Editor for Layouts","author":"Ousterhout","year":"1981","journal-title":"VLSI Design 34-38"},{"key":"10.1016\/0164-1212(84)90017-7_BIB6","series-title":"National Computer Conf.","first-page":"289","article-title":"STICKS\u2014A Graphical Compiler for High Level LSI Design","author":"Williams","year":"1978"},{"key":"10.1016\/0164-1212(84)90017-7_BIB7","volume":"Vol. 1","year":"1972"},{"key":"10.1016\/0164-1212(84)90017-7_BIB8","first-page":"217","article-title":"LTX\u2014A Minicomputer-Based System for Automated LSI Layout","volume":"1","author":"Persky","year":"1977","journal-title":"Design Automation and Fault-Tolerant Computing"},{"key":"10.1016\/0164-1212(84)90017-7_BIB9","series-title":"Procs. 17th Design Automation Conf.","first-page":"458","article-title":"Efficient Placement Techniques for Master Slice LSI","author":"Shiraishi","year":"1980"},{"key":"10.1016\/0164-1212(84)90017-7_BIB10","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/TEC.1961.5219222","article-title":"An Algorithm for Path Connections and Its Applications","volume":"EC-10","author":"Lee","year":"1961","journal-title":"IRE Trans. on Electronic Comps."},{"key":"10.1016\/0164-1212(84)90017-7_BIB11","first-page":"59","article-title":"Global Router","volume":"4","author":"Soukup","year":"1980","journal-title":"J. of Digital Systems"},{"key":"10.1016\/0164-1212(84)90017-7_BIB12","series-title":"6th Ann. Design Automation Workshop","first-page":"1","article-title":"A Solution to Line-Routing Problems on the Continuous Plane","author":"Hightower","year":"1969"},{"key":"10.1016\/0164-1212(84)90017-7_BIB13","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1109\/JSSC.1967.1049816","article-title":"Large Scale Integration of MOS Complex Logic: A Layout Method","volume":"SC-2","author":"Weinberger","year":"1967","journal-title":"IEEE J. of Solid State Circuits"},{"key":"10.1016\/0164-1212(84)90017-7_BIB14","doi-asserted-by":"crossref","DOI":"10.21236\/ADA120999","article-title":"LBS \u2014 Lincoln Boolean Synthesizer","author":"Southard","year":"1982"},{"key":"10.1016\/0164-1212(84)90017-7_BIB15","unstructured":"J. E. Savage, Three VLSI compilation techniques: PLA's, weinberger arrays, and SLAP, A new silicon layout program, in Algorithmically-Specialized Computers (L. Snyder, L. J. Seigel, H. J. Seigel, and D. Gannon, eds.), Academic Press, New York, to appear."},{"key":"10.1016\/0164-1212(84)90017-7_BIB16","series-title":"Proc. 16th Design Automation Conf.","first-page":"310","article-title":"Bristle Blocks: A Silicon Compiler","author":"Johannsen","year":"1979"},{"key":"10.1016\/0164-1212(84)90017-7_BIB17","series-title":"VLSI 81: Very Large Scale Integration","first-page":"227","article-title":"Components of a silicon compiler system","author":"Rupp","year":"1981"},{"key":"10.1016\/0164-1212(84)90017-7_BIB18","series-title":"Procs. Conf. on Advance Research in VLSI","first-page":"28","article-title":"Generating Custom High Performance VLSI Designs from Succinct Algorithmic Descriptions","author":"Siskind","year":"1982"},{"key":"10.1016\/0164-1212(84)90017-7_BIB19","doi-asserted-by":"crossref","first-page":"606","DOI":"10.1145\/322326.322327","article-title":"The Compilation of Regular Expressions into Integrated Circuits","volume":"29","author":"Floyd","year":"1982","journal-title":"JACM"},{"key":"10.1016\/0164-1212(84)90017-7_BIB20","series-title":"Procs. of the Int. Conf. on Circuits and Computers","first-page":"281","article-title":"SLAP-A Methodology for Silicon Layout","author":"Reiss","year":"1982"},{"key":"10.1016\/0164-1212(84)90017-7_BIB21","series-title":"Procs. 10th Ann. Symp. on Princs. of Programming Languages","article-title":"Code Generation for Silicon","author":"Johnson","year":"1983"},{"key":"10.1016\/0164-1212(84)90017-7_BIB22","first-page":"457","article-title":"A Knowledge-Based Approach to Using Efficiency Estimation in Program Synthesis","volume":"6","author":"Kant","year":"1979","journal-title":"IJCAI"}],"container-title":["Journal of Systems and Software"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0164121284900177?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0164121284900177?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T05:55:27Z","timestamp":1551074127000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0164121284900177"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984,4]]},"references-count":22,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1984,4]]}},"alternative-id":["0164121284900177"],"URL":"https:\/\/doi.org\/10.1016\/0164-1212(84)90017-7","relation":{},"ISSN":["0164-1212"],"issn-type":[{"value":"0164-1212","type":"print"}],"subject":[],"published":{"date-parts":[[1984,4]]}}}