{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T04:07:32Z","timestamp":1648526852480},"reference-count":11,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1986,11,1]],"date-time":"1986-11-01T00:00:00Z","timestamp":531187200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems and Software"],"published-print":{"date-parts":[[1986,11]]},"DOI":"10.1016\/0164-1212(86)90005-1","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:06:23Z","timestamp":1062594383000},"page":"361-365","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of a modified model for synchronous multiprocessor systems"],"prefix":"10.1016","volume":"6","author":[{"given":"A.","family":"Pombortsis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Halatsis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0164-1212(86)90005-1_BIB1","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/C-M.1981.220290","article-title":"A Survey of Interconnection Networks","volume":"14","author":"Feng","year":"1981","journal-title":"IEEE Computer"},{"key":"10.1016\/0164-1212(86)90005-1_BIB2","series-title":"Proc. Int. Comput. Arch","first-page":"21","article-title":"A Pipeling Pseudoparallel System Architecture for motion analysis","author":"Agrawal","year":"1981"},{"key":"10.1016\/0164-1212(86)90005-1_BIB3","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/TC.1985.1676571","article-title":"An Analysis of Processor-Memory Interconnection Networks","volume":"3","author":"Bhuyan","year":"1985","journal-title":"IEEE Trans. Computer"},{"key":"10.1016\/0164-1212(86)90005-1_BIB4","first-page":"462","article-title":"On the Performance of Synchronous Multiprocessors","volume":"5","author":"Du","year":"1985","journal-title":"IEEE Trans. Computer"},{"key":"10.1016\/0164-1212(86)90005-1_BIB5","first-page":"1116","article-title":"Memory Interference in Synchronous Multiprocessor Systems","volume":"11","author":"Ven","year":"1982","journal-title":"IEEE Trans. Computer"},{"key":"10.1016\/0164-1212(86)90005-1_BIB6","doi-asserted-by":"crossref","first-page":"771","DOI":"10.1109\/TC.1981.1675695","article-title":"Performance of Processor-Memory Interconnection for Multiprocessors","volume":"10","author":"Patel","year":"1981","journal-title":"IEEE Trans. Computer"},{"key":"10.1016\/0164-1212(86)90005-1_BIB7","doi-asserted-by":"crossref","first-page":"689","DOI":"10.1109\/TC.1983.1676301","article-title":"Performance of Cross-Bar Multiprocessor Systems","volume":"7","author":"Siomalas","year":"1983","journal-title":"IEEE Trans. Computer"},{"key":"10.1016\/0164-1212(86)90005-1_BIB8","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/TC.1982.1675980","article-title":"Markov Models for Multiple Bus Multiprocessor Systems","volume":"3","author":"Marsan","year":"1982","journal-title":"IEEE Trans. Computer"},{"key":"10.1016\/0164-1212(86)90005-1_BIB9","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/TC.1983.1676124","article-title":"Modelling Bus Contention and Memory Interference in a Multiprocessor System","volume":"1","author":"Marsan","year":"1983","journal-title":"IEEE Trans. Computer"},{"key":"10.1016\/0164-1212(86)90005-1_BIB10","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1109\/TC.1984.1676426","article-title":"A. Deterministic Model for Evaluating the Performance of a Multiple Processor System with a Shared Bus","volume":"3","author":"Markenscoff","year":"1984","journal-title":"IEEE Trans. Computer"},{"key":"10.1016\/0164-1212(86)90005-1_BIB11","series-title":"Proc. Int. Symp. Comput. Arch.","first-page":"256","article-title":"On the Performance of Loosely Coupled Multiprocessors","author":"Bhuyan","year":"1984"}],"container-title":["Journal of Systems and Software"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0164121286900051?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0164121286900051?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T05:55:37Z","timestamp":1551074137000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0164121286900051"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,11]]},"references-count":11,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1986,11]]}},"alternative-id":["0164121286900051"],"URL":"https:\/\/doi.org\/10.1016\/0164-1212(86)90005-1","relation":{},"ISSN":["0164-1212"],"issn-type":[{"value":"0164-1212","type":"print"}],"subject":[],"published":{"date-parts":[[1986,11]]}}}