{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T00:25:22Z","timestamp":1648599922657},"reference-count":6,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1993,3,1]],"date-time":"1993-03-01T00:00:00Z","timestamp":730944000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Signal Processing"],"published-print":{"date-parts":[[1993,3]]},"DOI":"10.1016\/0165-1684(93)90104-i","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T06:11:51Z","timestamp":1060323111000},"page":"91-96","source":"Crossref","is-referenced-by-count":1,"title":["Solving linear systems of equations"],"prefix":"10.1016","volume":"31","author":[{"given":"Jurij","family":"Tasi\u010d","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Du\u0161an","family":"Caf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marjan","family":"Gu\u0161ev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-1684(93)90104-I_BIB1","first-page":"1","article-title":"Parallelism detection and transformation techniques useful for VLSI algorithms","volume":"Vol. 2","author":"Fortes","year":"1985","journal-title":"J. Parallel Distributed Systems"},{"key":"10.1016\/0165-1684(93)90104-I_BIB2","series-title":"Third Conference ETAI 89","article-title":"Transforming sequential algorithms to parallel processor arrays","author":"Gu\u0161ev","year":"1989"},{"key":"10.1016\/0165-1684(93)90104-I_BIB3","series-title":"Tech. Rep. CS-79-103","article-title":"Systolic arrays (for VLSI)","author":"Kung","year":"1978"},{"key":"10.1016\/0165-1684(93)90104-I_BIB4","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/71.80125","article-title":"Mapping nested loop algorithms into multidimensional systolic arrays","volume":"Vol. 1","author":"Lee","year":"1990","journal-title":"IEEE Trans. Parallel Distributed Systems"},{"key":"10.1016\/0165-1684(93)90104-I_BIB5","first-page":"113","article-title":"On the design of algorithms for VLSI systolic arrays","volume":"Vol. 71","author":"Moldovan","year":"1983"},{"key":"10.1016\/0165-1684(93)90104-I_BIB6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TC.1986.1676652","article-title":"Partitioning and mapping algorithms into fixed sized systolic arrays","volume":"Vol. 35","author":"Moldovan","year":"1986","journal-title":"IEEE Trans. Comput."}],"container-title":["Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016516849390104I?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016516849390104I?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T00:28:04Z","timestamp":1552609684000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016516849390104I"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,3]]},"references-count":6,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1993,3]]}},"alternative-id":["016516849390104I"],"URL":"https:\/\/doi.org\/10.1016\/0165-1684(93)90104-i","relation":{},"ISSN":["0165-1684"],"issn-type":[{"value":"0165-1684","type":"print"}],"subject":[],"published":{"date-parts":[[1993,3]]}}}