{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,19]],"date-time":"2025-04-19T05:07:46Z","timestamp":1745039266662},"reference-count":11,"publisher":"Elsevier BV","issue":"2-3","license":[{"start":{"date-parts":[[1994,11,1]],"date-time":"1994-11-01T00:00:00Z","timestamp":783648000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Signal Processing"],"published-print":{"date-parts":[[1994,11]]},"DOI":"10.1016\/0165-1684(94)90074-4","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T06:11:51Z","timestamp":1060323111000},"page":"287-294","source":"Crossref","is-referenced-by-count":7,"title":["Novel digital filter implementations using hybrid RNS-binary arithmetic"],"prefix":"10.1016","volume":"40","author":[{"given":"M.K.","family":"Ibrahim","sequence":"first","affiliation":[]}],"member":"78","reference":[{"issue":"No. 6","key":"10.1016\/0165-1684(94)90074-4_BIB1","doi-asserted-by":"crossref","first-page":"1209","DOI":"10.1080\/00207219308907196","article-title":"Bit-level pipelined digit-serial multiplier","volume":"Vol. 75","author":"Aggoun","year":"1993","journal-title":"Internat. J. Electronics"},{"issue":"No. 5","key":"10.1016\/0165-1684(94)90074-4_BIB2","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1093\/comjnl\/33.5.473","article-title":"VLSI binary-residue converters for pipelined processing","volume":"Vol. 33","author":"Alia","year":"1990","journal-title":"The Comput. J."},{"issue":"No. 7","key":"10.1016\/0165-1684(94)90074-4_BIB3","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1109\/12.83626","article-title":"A VLSI modulo m multiplier","volume":"Vol. 40","author":"Alia","year":"1991","journal-title":"IEEE Trans. Comput."},{"issue":"No. 5","key":"10.1016\/0165-1684(94)90074-4_BIB4","doi-asserted-by":"crossref","first-page":"628","DOI":"10.1109\/31.55001","article-title":"A O(1) algorithm for modulo addition","volume":"Vol. 37","author":"Elleithy","year":"1990","journal-title":"IEEE Trans. Circuits and Systems"},{"issue":"No. 2","key":"10.1016\/0165-1684(94)90074-4_BIB5","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1109\/31.1717","article-title":"Self checking properties of residue number error checkers based on mixed radix conversion","volume":"Vol. 35","author":"Jenkins","year":"1988","journal-title":"IEEE Trans. Circuits and Systems"},{"issue":"No. 5","key":"10.1016\/0165-1684(94)90074-4_BIB6","doi-asserted-by":"crossref","first-page":"1404","DOI":"10.1109\/JSSC.1989.572624","article-title":"Highly parallel residue arithmetic chip based on multiple-valued current mode logic","volume":"Vol. 24","author":"Kameyama","year":"1989","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"No. 6","key":"10.1016\/0165-1684(94)90074-4_BIB7","doi-asserted-by":"crossref","first-page":"799","DOI":"10.1109\/31.55037","article-title":"An universal input and output RNS converter","volume":"Vol. 37","author":"Meehan","year":"1990","journal-title":"IEEE Trans. Circuits and Systems"},{"key":"10.1016\/0165-1684(94)90074-4_BIB8","series-title":"Proc. IEEE Internat. Symp. on Circuits and Systems","first-page":"982","article-title":"Carry-save arithmetic for high speed digital signal processing","author":"Noll","year":"1990"},{"issue":"No. 1","key":"10.1016\/0165-1684(94)90074-4_BIB9","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/82.204109","article-title":"Novel approaches to the design of VLSI RNS multipliers","volume":"Vol. 39","author":"Radhakrishnan","year":"1992","journal-title":"IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing"},{"key":"10.1016\/0165-1684(94)90074-4_BIB10","series-title":"Residue Arithmetic and Its Application to Computer Technology","author":"Szabo","year":"1957"},{"key":"10.1016\/0165-1684(94)90074-4_BIB11","first-page":"328","article-title":"Design and Analysis of VLSI-based parallel multipliers","volume":"Vol. 137","author":"Wey","year":"1990"}],"container-title":["Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165168494900744?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165168494900744?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T00:52:27Z","timestamp":1552611147000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165168494900744"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,11]]},"references-count":11,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1994,11]]}},"alternative-id":["0165168494900744"],"URL":"https:\/\/doi.org\/10.1016\/0165-1684(94)90074-4","relation":{},"ISSN":["0165-1684"],"issn-type":[{"value":"0165-1684","type":"print"}],"subject":[],"published":{"date-parts":[[1994,11]]}}}