{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T14:10:21Z","timestamp":1648563021904},"reference-count":7,"publisher":"Elsevier BV","issue":"3-5","license":[{"start":{"date-parts":[[1981,10,1]],"date-time":"1981-10-01T00:00:00Z","timestamp":370742400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1981,10]]},"DOI":"10.1016\/0165-6074(81)90024-7","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T00:56:11Z","timestamp":1060304171000},"page":"189-201","source":"Crossref","is-referenced-by-count":0,"title":["Firmware realization of an operating system"],"prefix":"10.1016","volume":"8","author":[{"given":"Mamoru","family":"Maekawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Sakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chiaki","family":"Ishikawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akio","family":"Tanaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(81)90024-7_BIB1_1","series-title":"Proc. 6th Annual Symposium on Computer Architecture","article-title":"Experimental polyprocessor system \u2014 Architecture","author":"Maekawa","year":"1979"},{"issue":"6","key":"10.1016\/0165-6074(81)90024-7_BIB1_2","first-page":"188","volume":"7","author":"Maekawa","year":"1979","journal-title":"Computer Architecture News"},{"key":"10.1016\/0165-6074(81)90024-7_BIB2_1","series-title":"Proc. 6th Annual Symposium on Computer Architecture","article-title":"Experimental polyprocessor system \u2014 Operating system","author":"Maekawa","year":"1979"},{"issue":"6","key":"10.1016\/0165-6074(81)90024-7_BIB2_2","first-page":"196","volume":"7","author":"Maekawa","year":"1979","journal-title":"Computer Architecture News"},{"key":"10.1016\/0165-6074(81)90024-7_BIB3","series-title":"Microprocessors and Their Applications","first-page":"65","article-title":"Performance adjustment of an APL interpreter","author":"Maekawa","year":"1979"},{"key":"10.1016\/0165-6074(81)90024-7_BIB4","article-title":"Evaluation and comparison of process coordination mechanisms","author":"Maekawa","year":"1980"},{"key":"10.1016\/0165-6074(81)90024-7_BIB5","first-page":"499","article-title":"Automatic tuning of computer architecture","volume":"48","author":"Sakamura","year":"1979"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607481900247?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607481900247?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T22:27:44Z","timestamp":1552602464000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607481900247"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1981,10]]},"references-count":7,"journal-issue":{"issue":"3-5","published-print":{"date-parts":[[1981,10]]}},"alternative-id":["0165607481900247"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(81)90024-7","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1981,10]]}}}