{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T19:46:37Z","timestamp":1648669597801},"reference-count":81,"publisher":"Elsevier BV","issue":"2-3","license":[{"start":{"date-parts":[[1982,9,1]],"date-time":"1982-09-01T00:00:00Z","timestamp":399686400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1982,9]]},"DOI":"10.1016\/0165-6074(82)90091-6","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T00:56:11Z","timestamp":1060304171000},"page":"101-117","source":"Crossref","is-referenced-by-count":0,"title":["Devices and circuits for bipolar (V)LSI"],"prefix":"10.1016","volume":"10","author":[{"given":"J","family":"Lohstroh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(82)90091-6_BIB1","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1109\/T-ED.1979.19424","article-title":"The evolution of digital electronics towards VLSI","author":"Keyes","year":"1979","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB2","series-title":"High Speed Digital Technologies Conference","first-page":"IV","article-title":"High-speed devices in complex logic chips","author":"Keyes","year":"1981"},{"key":"10.1016\/0165-6074(82)90091-6_BIB3","first-page":"72","article-title":"Performance limits of E\/D NMOS VLSI","author":"Ratnakumar","year":"1980","journal-title":"IEEE ISSCC Digest Tech. Papers"},{"key":"10.1016\/0165-6074(82)90091-6_BIB4","doi-asserted-by":"crossref","first-page":"591","DOI":"10.1109\/JSSC.1979.1051221","article-title":"Static and dynamic noise margins of logic circuits","volume":"SC-14","author":"Lohstroh","year":"1979","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB5","first-page":"81","article-title":"Scaling down MOSFET and bipolar devices, what are the limits","author":"Klaassen","year":"1978"},{"key":"10.1016\/0165-6074(82)90091-6_BIB6","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/T-ED.1979.19444","article-title":"Device down scaling and expected circuit performance","volume":"ED-26","author":"Hart","year":"1979","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB7","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MSPEC.1980.6330289","article-title":"VLSI with a vengeance","author":"Sumney","year":"1980","journal-title":"IEEE Spectrum"},{"key":"10.1016\/0165-6074(82)90091-6_BIB8","first-page":"86","article-title":"Bipolar circuit scaling","author":"Solomon","year":"1979","journal-title":"IEEE ISCC Digest Tech. Papers"},{"key":"10.1016\/0165-6074(82)90091-6_BIB9","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1109\/JSSC.1979.1051244","article-title":"Bipolar transistor design for optimized power-delay logic circuits","author":"Tang","year":"1979","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB10","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/T-ED.1975.18064","article-title":"The effect of emitter doping gradient on fT in microwave bipolar transition","volume":"ED-22","author":"Kerr","year":"1975","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB11","doi-asserted-by":"crossref","first-page":"891","DOI":"10.1016\/0038-1101(72)90026-3","article-title":"Limitations in microelectronics II, bipolar technology","volume":"15","author":"Hoeneissen","year":"1972","journal-title":"Solid State Electronics"},{"key":"10.1016\/0165-6074(82)90091-6_BIB12","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1109\/T-ED.1979.19443","article-title":"Performance limitations of silicon bipolar transistors","volume":"ED-26","author":"Gaur","year":"1979","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB13","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/JSSC.1968.1049897","article-title":"Transistor-transistor logic with high packing density and optimum performance at high inverse gain","volume":"SC-3","author":"Murphy","year":"1968","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB14","first-page":"29","article-title":"CDI, its capability and application","volume":"6","author":"Grundy","year":"1975","journal-title":"Microelectronics"},{"key":"10.1016\/0165-6074(82)90091-6_BIB15","first-page":"101","article-title":"Improved triple diffusion means densest IC's yet","author":"Buie","year":"1975","journal-title":"Electronics"},{"key":"10.1016\/0165-6074(82)90091-6_BIB16","series-title":"IEEE IEDM Conference Digest Tech. Papers","first-page":"515","article-title":"GIMIC-O, A low cost non-epitaxial bipolar LSI technology suitable for application to TTL circuits","author":"Panousis","year":"1974"},{"key":"10.1016\/0165-6074(82)90091-6_BIB17","first-page":"166","article-title":"Locos devices","volume":"26","author":"Kooi","year":"1971","journal-title":"Philips Res. Rep."},{"key":"10.1016\/0165-6074(82)90091-6_BIB18","first-page":"118","article-title":"Local oxidation of silicon and its application in semiconductor-device technology","volume":"22","author":"Apples","year":"1970","journal-title":"Philips Res. Rep."},{"key":"10.1016\/0165-6074(82)90091-6_BIB19","first-page":"52","article-title":"Isolation method shrinks bipolar cells for fast, dense memories","volume":"44","author":"Pelzer","year":"1971","journal-title":"Electronics"},{"key":"10.1016\/0165-6074(82)90091-6_BIB20","first-page":"915","article-title":"A new dielectric isolation technique for bipolar integrated circuits using thin single-crystal silicon films","volume":"60","author":"Kamins","year":"1972"},{"key":"10.1016\/0165-6074(82)90091-6_BIB21","first-page":"137","article-title":"Isoplanar-S scales down for new heights in performance","author":"Rice","year":"1979","journal-title":"Electronics"},{"key":"10.1016\/0165-6074(82)90091-6_BIB22","first-page":"905","article-title":"Semiconductor Silicon","author":"Edwards","year":"1973"},{"key":"10.1016\/0165-6074(82)90091-6_BIB23","series-title":"presented at IEEE IEDM Conference","author":"Morandi","year":"1969"},{"key":"10.1016\/0165-6074(82)90091-6_BIB24","series-title":"Electrochem. Soc. Meeting","first-page":"426","author":"Schwabe","year":"1974"},{"key":"10.1016\/0165-6074(82)90091-6_BIB25","series-title":"IEEE IEDM Conference Digest Tech. Papers","first-page":"189","article-title":"Higher speed bipolar process with full ion implantation and self-aligned contact structure","author":"Akasaka","year":"1978"},{"key":"10.1016\/0165-6074(82)90091-6_BIB26","first-page":"26","article-title":"Recessed-oxide isolation hikes IBM's LSI density and speed","author":"Grossman","year":"1979","journal-title":"Electron. Des."},{"key":"10.1016\/0165-6074(82)90091-6_BIB27","doi-asserted-by":"crossref","first-page":"818","DOI":"10.1109\/JSSC.1979.1051277","article-title":"A 1500 gate, random logic, large-scale integrated (LSI) masterslice","volume":"SC-14","author":"Blumberg","year":"1979","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB28","first-page":"128","article-title":"Optimization of the oxide-isolated transistor structure for ECL masterslice LSI's","author":"Masaki","year":"1977","journal-title":"ESSCIRC Digest Tech. Papers"},{"key":"10.1016\/0165-6074(82)90091-6_BIB29","first-page":"117","article-title":"Polysilicon-filled notch produces flat, well-isolated bipolar memory","author":"Sanders","year":"1973","journal-title":"Electronics"},{"key":"10.1016\/0165-6074(82)90091-6_BIB30","doi-asserted-by":"crossref","first-page":"656","DOI":"10.1109\/JSSC.1978.1051115","article-title":"A fast 7.5 ns access 1 K-bit RAM for cache-memory systems","author":"Kawarada","year":"1978","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB31","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/T-ED.1979.19438","article-title":"Elevated electrode integrated circuits","volume":"ED-26","author":"Sakai","year":"1979","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB32","series-title":"IEEE IEDM Conference","first-page":"201","article-title":"Sub-nanosecond self-aligned I2L\/MTL circuits","author":"Tang","year":"1979"},{"key":"10.1016\/0165-6074(82)90091-6_BIB33","series-title":"IEEE IEDM Conference Digest Tech. Papers","first-page":"332","article-title":"BEST (base emitter self-aligned technology), A new fabrication method for bipolar LSI","author":"Shimizu","year":"1979"},{"key":"10.1016\/0165-6074(82)90091-6_BIB34","doi-asserted-by":"crossref","first-page":"693","DOI":"10.1109\/JSSC.1978.1051121","article-title":"PSA \u2014 A new approach for bipolar LSI","volume":"SC-13","author":"Okada","year":"1978","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB35","series-title":"IEEE IEDM Conf. Digest Tech. Papers","first-page":"336","article-title":"An advanced PSA process for high speed bipolar VLSI","author":"Ishida","year":"1979"},{"key":"10.1016\/0165-6074(82)90091-6_BIB36","doi-asserted-by":"crossref","first-page":"1771","DOI":"10.1109\/T-ED.1979.19684","article-title":"The SIS tunnel emitter: A theory for emitters with thin interface layers","volume":"ED-26","author":"de Graaff","year":"1979","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB37","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1109\/JSSC.1976.1050764","article-title":"High performance transistors with arsenic-implanted polysil emitters","volume":"SC-11","author":"Graul","year":"1976","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB38","first-page":"101","article-title":"Improvement of shallow base transistor technology by using a doped polysilicon diffusion source","volume":"42","author":"Takagi","year":"1972","journal-title":"J. Jpn. Soc. Appl. Phys."},{"key":"10.1016\/0165-6074(82)90091-6_BIB39","first-page":"108","article-title":"A 6 ns 4 Kb bipolar RAM using switched load resistor memory cell","author":"Inadachi","year":"1979","journal-title":"IEEE ISSCC Digest Tech. Papers"},{"key":"10.1016\/0165-6074(82)90091-6_BIB40","series-title":"IEEE IEDM Conf.","first-page":"308","article-title":"Up-diffused I2L, a high speed bipolar LSI process","author":"McGreivy","year":"1976"},{"key":"10.1016\/0165-6074(82)90091-6_BIB41","series-title":"IEEE IEDM Conf.","first-page":"209","article-title":"High performance \u201cupward\u201d bipolar technology for VLSI","author":"Agraz-Guerena","year":"1978"},{"key":"10.1016\/0165-6074(82)90091-6_BIB42","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1109\/T-ED.1975.18103","article-title":"Field effect transistor versus analog transistor (static induction transistor)","volume":"ED-22","author":"Nishizawa","year":"1975","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB43","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1109\/T-ED.1980.19896","article-title":"Punching through device and its integration-static induction transistor","volume":"ED-27","author":"Ohmi","year":"1980","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB44","first-page":"64","article-title":"Static induction transistor logic compatible with 1 GHz ECL circuits","author":"Horiba","year":"1980","journal-title":"IEEE ISSCC Digest Tech. Papers"},{"key":"10.1016\/0165-6074(82)90091-6_BIB45_1","series-title":"presented at 1980 Device Research Conference","article-title":"Modeling of small geometry depleted base bipolar structures","author":"Stork","year":"1980"},{"key":"10.1016\/0165-6074(82)90091-6_BIB45_2","doi-asserted-by":"crossref","first-page":"2184","DOI":"10.1109\/T-ED.1980.20196","volume":"ED-27","author":"Stork","year":"1980","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB46","unstructured":"J. M. C. Stork, private communication."},{"issue":"9","key":"10.1016\/0165-6074(82)90091-6_BIB47","doi-asserted-by":"crossref","first-page":"805","DOI":"10.1016\/0038-1101(81)90095-2","article-title":"Punch-through currents in P+NP+ and N+PN+ sandwich structures (Part I and Part II)","volume":"24","author":"Lohstroh","year":"1981","journal-title":"Solid-State Electronics"},{"key":"10.1016\/0165-6074(82)90091-6_BIB48","first-page":"100","article-title":"I2L with self-aligned double -diffusion injector","author":"Tokumaru","year":"1976","journal-title":"IEEE ISSCC Digest Tech. Papers"},{"key":"10.1016\/0165-6074(82)90091-6_BIB49","first-page":"182","article-title":"A 409621 (I3L) bipolar dynamic RAM","author":"Sander","year":"1976","journal-title":"IEEE ISSCC Digest Tech. Papers"},{"key":"10.1016\/0165-6074(82)90091-6_BIB50","doi-asserted-by":"crossref","first-page":"585","DOI":"10.1109\/JSSC.1979.1051220","article-title":"ISL, A fast and dense low-power logic, made in a standard Schottky process","volume":"SC-14","author":"Lohstroh","year":"1979","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB51","doi-asserted-by":"crossref","first-page":"578","DOI":"10.1109\/JSSC.1979.1051219","article-title":"Schottky-base I2L: A high-performance LSI technology","volume":"SC-14","author":"Bahraman","year":"1979","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB52","first-page":"172","article-title":"Schottky transistor logic","author":"Berger","year":"1975","journal-title":"IEEE ISSCC Digest Tech. Papers"},{"key":"10.1016\/0165-6074(82)90091-6_BIB53","first-page":"62","article-title":"Emitter coupled injection logic","author":"Kim","year":"1980","journal-title":"IEEE ISSCC Digest Tech. Papers"},{"key":"10.1016\/0165-6074(82)90091-6_BIB54","series-title":"Device Electronics for Integrated Circuits","author":"Muller","year":"1977"},{"key":"10.1016\/0165-6074(82)90091-6_BIB55","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1063\/1.1655220","article-title":"Reducing the effective height of a Schottky barrier using low-energy ion implantation","volume":"24","author":"Shannon","year":"1974","journal-title":"Appl. Phys. Lett."},{"key":"10.1016\/0165-6074(82)90091-6_BIB56","doi-asserted-by":"crossref","first-page":"537","DOI":"10.1016\/0038-1101(76)90019-8","article-title":"Control of Schottky barrier height using highly doped surface layers","volume":"19","author":"Shannon","year":"1976","journal-title":"Solid State Electron."},{"key":"10.1016\/0165-6074(82)90091-6_BIB57","doi-asserted-by":"crossref","first-page":"420","DOI":"10.1109\/T-ED.1980.19878","article-title":"Ion-implanted low-barrier PtSi Schottky-barrier diodes","volume":"ED-27","author":"Bindell","year":"1980","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB58","series-title":"IEEE IEDM Conf.","first-page":"49","article-title":"A very small Schottky barrier diode (SBD) with self-aligned guard ring for VLSI applications","author":"Kim","year":"1979"},{"key":"10.1016\/0165-6074(82)90091-6_BIB59","unstructured":"W. C. Rosvold, U.S.A. patent 3,885,612 (1974)."},{"key":"10.1016\/0165-6074(82)90091-6_BIB60","doi-asserted-by":"crossref","first-page":"1103","DOI":"10.1016\/0038-1101(72)90169-4","article-title":"P\ue5f8N junctions in polycrystalline-silicon films","volume":"15","author":"Manoliu","year":"1972","journal-title":"Solid State Electron."},{"key":"10.1016\/0165-6074(82)90091-6_BIB61","doi-asserted-by":"crossref","first-page":"1648","DOI":"10.1149\/1.2131264","article-title":"Lateral polysilicon p-n diodes","volume":"125","author":"Dutoit","year":"1978","journal-title":"J. Electrochem. Soc."},{"key":"10.1016\/0165-6074(82)90091-6_BIB62","series-title":"IEEE IEDM Conf.","first-page":"46","article-title":"Polycrystalline devices in bipolar IC-technology","author":"de Graaff","year":"1980"},{"key":"10.1016\/0165-6074(82)90091-6_BIB63","doi-asserted-by":"crossref","first-page":"5247","DOI":"10.1063\/1.321593","article-title":"The electrical properties of polycrystalline silicon films","volume":"46","author":"Seto","year":"1975","journal-title":"J. Appl. Phys."},{"key":"10.1016\/0165-6074(82)90091-6_BIB64","series-title":"IEEE Custom Integrate Circuits Conf.","first-page":"73","article-title":"Composite cell logic \u2014 A custom bipolar LSI design approach","author":"Loftis","year":"1980"},{"key":"10.1016\/0165-6074(82)90091-6_BIB65","first-page":"111","article-title":"Oxide isolation builds a better Schottky TTL","author":"Bechdolt","year":"1979","journal-title":"Electronics"},{"key":"10.1016\/0165-6074(82)90091-6_BIB66","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/JSSC.1972.1052891","article-title":"Integrated injection logic: A new approach to LSI","volume":"SC-7","author":"Hart","year":"1972","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB67","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1109\/JSSC.1972.1052890","article-title":"Merged-transistor logic (MTL) \u2014 A low cost bipolar logic concept","volume":"SC-7","author":"Berger","year":"1972","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB68","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1109\/T-ED.1975.18093","article-title":"Device physics of integrated injection logic","volume":"ED-22","author":"Klaassen","year":"1975","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0165-6074(82)90091-6_BIB69","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1109\/JSSC.1977.1050854","article-title":"Second generation I2L\/MTL: A 20 ns process\/structure","volume":"SC-12","author":"Herman","year":"1977","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB70","series-title":"IEEE IEDM Conf.","first-page":"196","article-title":"A 1 \u03bcm bipolar VLSI technology","author":"Evans","year":"1979"},{"key":"10.1016\/0165-6074(82)90091-6_BIB71","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1109\/JSSC.1979.1051288","article-title":"Approaches to high performance SITL","volume":"SC-14","author":"Nishizawa","year":"1979","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB72","series-title":"IEEE ISSCC Conf.","first-page":"168","article-title":"A new approach to bipolar LSI: C3L","author":"Peltier","year":"1975"},{"key":"10.1016\/0165-6074(82)90091-6_BIB73","series-title":"IEEE IEDM Conf.","first-page":"324","article-title":"STL technology","author":"Sloan","year":"1979"},{"key":"10.1016\/0165-6074(82)90091-6_BIB74","first-page":"48","article-title":"Performance comparison of ISL and I2L","author":"Lohstroh","year":"1979","journal-title":"IEEE ISSCC, Digest Tech. Papers"},{"key":"10.1016\/0165-6074(82)90091-6_BIB75","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1109\/JSSC.1980.1051382","article-title":"Performance temperature behaviour and first-order modeling of ISL","volume":"SC-15","author":"Lohstroh","year":"1980","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB76","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/EDL.1981.25329","article-title":"Oxide isolated ISL technologies","author":"Lohstroh","year":"1981","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/0165-6074(82)90091-6_BIB77","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/EDL.1981.25328","article-title":"A sub-nanosecond oxide isolated ISL technology","author":"Roberts","year":"1981","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/0165-6074(82)90091-6_BIB78","doi-asserted-by":"crossref","first-page":"829","DOI":"10.1109\/JSSC.1979.1051279","article-title":"A masterslice LSI for subnanosecond random logic","author":"Braeckelman","year":"1979","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(82)90091-6_BIB79","first-page":"541","article-title":"NTL-LSI circuit design consideration","author":"Mukai","year":"1973"},{"key":"10.1016\/0165-6074(82)90091-6_BIB80","first-page":"116","article-title":"A monolithic 8 pJ\/2 GHz logic family","author":"Sudo","year":"1975","journal-title":"IEEE ISSCC Digest Tech. Papers"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607482900916?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607482900916?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T22:29:17Z","timestamp":1552602557000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607482900916"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1982,9]]},"references-count":81,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1982,9]]}},"alternative-id":["0165607482900916"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(82)90091-6","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1982,9]]}}}