{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T23:58:09Z","timestamp":1648857489642},"reference-count":9,"publisher":"Elsevier BV","issue":"3-4","license":[{"start":{"date-parts":[[1983,10,1]],"date-time":"1983-10-01T00:00:00Z","timestamp":433814400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1983,10]]},"DOI":"10.1016\/0165-6074(83)90090-x","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"153-157","source":"Crossref","is-referenced-by-count":0,"title":["Modular, object-oriented microcomputer architecture"],"prefix":"10.1016","volume":"12","author":[{"given":"Arieh","family":"Plotkin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Tabak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(83)90090-X_BIB1","series-title":"Advances in Computer Architecture","author":"Myers","year":"1982"},{"key":"10.1016\/0165-6074(83)90090-X_BIB2","article-title":"Introduction to the iAPX 432 Architecture","year":"1981","journal-title":"Intel Manual No. 171821-001"},{"issue":"No. 6","key":"10.1016\/0165-6074(83)90090-X_BIB3","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MC.1982.1654051","article-title":"The NS16000 Family \u2014 Advances in Architecture and Hardware","volume":"Vol. 15","author":"Bal","year":"1982","journal-title":"IEEE COMPUTER"},{"key":"10.1016\/0165-6074(83)90090-X_BIB4","year":"1981","journal-title":"VAX Architecture Handbook"},{"key":"10.1016\/0165-6074(83)90090-X_BIB5","article-title":"Realizing Innovative Multicomputer Architectures with off-the-shelf VLSI Components","author":"Giloi","year":"1982","journal-title":"CAMP Report 82-06"},{"issue":"No. 1","key":"10.1016\/0165-6074(83)90090-X_BIB6","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1007\/BF00993199","article-title":"Concepts and Realization of a High-Performance Data Type Architecture","volume":"vol. 11","author":"Giloi","year":"1982","journal-title":"Int. J. of Computer and Info. Sc."},{"key":"10.1016\/0165-6074(83)90090-X_BIB7","year":"1982"},{"key":"10.1016\/0165-6074(83)90090-X_BIB8","doi-asserted-by":"crossref","DOI":"10.1016\/0165-6074(83)90145-X","article-title":"Flexible Architecture Microcomputer Design","volume":"Vol. 11","author":"Zager","year":"1983","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(83)90090-X_BIB9","article-title":"A. Reconfigurable Multiprocessor Architecture for Semantic Gap Reduction","author":"Plotkin","year":"1983"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560748390090X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560748390090X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T02:50:47Z","timestamp":1552618247000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560748390090X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1983,10]]},"references-count":9,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[1983,10]]}},"alternative-id":["016560748390090X"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(83)90090-x","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1983,10]]}}}