{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T11:12:31Z","timestamp":1648984351279},"reference-count":26,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1983,8,1]],"date-time":"1983-08-01T00:00:00Z","timestamp":428544000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1983,8]]},"DOI":"10.1016\/0165-6074(83)90112-6","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"15-31","source":"Crossref","is-referenced-by-count":3,"title":["A synthesis system for PLA-based programmable hardware"],"prefix":"10.1016","volume":"12","author":[{"given":"Werner","family":"Grass","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(83)90112-6_BIB1","series-title":"Steuerwerke \u2014 Entwurf von Schaltwerken mit Festwertspreichern","author":"Grass","year":"1978"},{"key":"10.1016\/0165-6074(83)90112-6_BIB2","series-title":"Proceedings 19th Design Automation Conference","article-title":"Optimal PLA folding","author":"Grass","year":"1982"},{"key":"10.1016\/0165-6074(83)90112-6_BIB3","first-page":"235","article-title":"A scheme for implementing microprogram addressing with programmable logic arrays","volume":"5","author":"Papachristou","year":"1979","journal-title":"Digital Processes"},{"key":"10.1016\/0165-6074(83)90112-6_BIB4","article-title":"Ein Verfahren zur Zustandscodierung fuer komplexe digitale Schaltungen","author":"Zeumer","year":"1979"},{"key":"10.1016\/0165-6074(83)90112-6_BIB5","series-title":"Proceedings 18th Design Automation Conference","first-page":"398","article-title":"A computer-aided-design system for segmented-folded PLA macro-cells","author":"Suwa","year":"1981"},{"key":"10.1016\/0165-6074(83)90112-6_BIB6","unstructured":"G.D. Hachtel, A.L. Sangionvanni-Vincentelli and A.R. Newton, \u201cSome results in optimal PLA folding\u201d Proceedings ICCC 80 IEEE International Conference on Circuits and Computers, Port Chester, New York, pp. 1023\u20131026."},{"key":"10.1016\/0165-6074(83)90112-6_BIB7","series-title":"Algorithmen und Datenstrukturen","author":"Wirth","year":"1979"},{"key":"10.1016\/0165-6074(83)90112-6_BIB8","doi-asserted-by":"crossref","first-page":"S. 602\/608","DOI":"10.1109\/TC.1979.1675427","article-title":"A high density programmable logic array chip","volume":"vol. C-28","author":"Wood","year":"1979","journal-title":"IEEE Trans. on Computers"},{"key":"10.1016\/0165-6074(83)90112-6_BIB9","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1002\/j.1538-7305.1970.tb01770.x","article-title":"An efficient heuristic procedure for partitioning graphs","volume":"Vol. 49","author":"Kernighan","year":"1970","journal-title":"Bell Syst. Techn. Journal"},{"key":"10.1016\/0165-6074(83)90112-6_BIB10","series-title":"Computer Logic. Testing & Verification","author":"Roth","year":"1980"},{"key":"10.1016\/0165-6074(83)90112-6_BIB11","series-title":"Proceedings 9th Design Automation Workshop","first-page":"57\/62","article-title":"A proper model for the partitioning of electrical circuits","author":"Schweikert","year":"1972"},{"key":"10.1016\/0165-6074(83)90112-6_BIB12","article-title":"Rechnergestuetzte Aufteilung von Schaltwerken unter Beruecksichtigung struktureller Eigenschaften","author":"Groeger","year":"1977"},{"key":"10.1016\/0165-6074(83)90112-6_BIB13","first-page":"135","article-title":"Zur Minimierung von Funktionsbuendeln. Entwurfsautomatisierung fuer Datenverarbeitungsanlagen und deren Komponenten","volume":"49","author":"Beister","year":"1974","journal-title":"Nachrichtentechnische Fachberichte"},{"key":"10.1016\/0165-6074(83)90112-6_BIB14","unstructured":"G. Biehl, \u201cErstellung eines Programms zur Minimierung von Funktionsbuendeln\u201d diploma thesis, Institute for data processing, University of Karlsruhe."},{"key":"10.1016\/0165-6074(83)90112-6_BIB15","series-title":"Proceedings IEEE Int. Symp. on Uniformly Structured Automata and Logic","first-page":"199","article-title":"Optimum logic design using memory-type arrays","author":"Kambayashi","year":"1975"},{"key":"10.1016\/0165-6074(83)90112-6_BIB16","first-page":"215\/230","article-title":"An algorithm for designing multiple Boolean functions: application to PLAs","volume":"4","author":"Auguin","year":"1978","journal-title":"Digital Processes"},{"key":"10.1016\/0165-6074(83)90112-6_BIB17","first-page":"115","article-title":"Methode zur Berechnung der Primkonjunktionen unvollstaendig bestimmter Boolescher Funktionen","volume":"8","author":"Zander","year":"1972","journal-title":"Elektron. Informationsverarb. Kybern."},{"key":"10.1016\/0165-6074(83)90112-6_BIB18","series-title":"Proceedings 18th Design Automation Conference","first-page":"301","article-title":"A state machine synthisizer \u2014 SMS","author":"Brown","year":"1981"},{"key":"10.1016\/0165-6074(83)90112-6_BIB19","first-page":"1","article-title":"Ein leistungsfaehiger Algorithmus zur Optimierung von Funktionsbuendeln","volume":"7","author":"Grass","year":"1981","journal-title":"Digital Processes"},{"key":"10.1016\/0165-6074(83)90112-6_BIB20","series-title":"Proceedings 18th Design Automation Conference","first-page":"406","article-title":"Optimization of the PLA area","author":"Paillotin","year":"1981"},{"issue":"No. 1","key":"10.1016\/0165-6074(83)90112-6_BIB21","doi-asserted-by":"crossref","DOI":"10.1147\/rd.241.0002","article-title":"Design of large ALUs using multiple PLA macros","volume":"vol. 24","author":"Schmookler","year":"1980","journal-title":"IBM J. Res. Develop."},{"issue":"No. 2","key":"10.1016\/0165-6074(83)90112-6_BIB22","doi-asserted-by":"crossref","DOI":"10.1147\/rd.232.0163","article-title":"High speed programmable logic array adders","volume":"vol. 23","author":"Weinberger","year":"1979","journal-title":"IBM J. Res. Develop."},{"issue":"No. 2","key":"10.1016\/0165-6074(83)90112-6_BIB23","doi-asserted-by":"crossref","DOI":"10.1147\/rd.192.0098","article-title":"An introduction to array logic","volume":"vol. 19","author":"Fleisher","year":"1975","journal-title":"IBM J. Res. Develop."},{"key":"10.1016\/0165-6074(83)90112-6_BIB24","series-title":"18th Design Automation Conference","article-title":"Automatic PLA synthesis from a DDL-P Description","author":"Kang","year":"1981"},{"key":"10.1016\/0165-6074(83)90112-6_BIB25","series-title":"Proceedings 19th Design Automation Conference","article-title":"Techniques for programmable logic array folding","author":"Hachtel","year":"1982"},{"key":"10.1016\/0165-6074(83)90112-6_BIB26","first-page":"75","article-title":"Aufteilung von Schaltfunktionen auf programmierbare Logikaways (PLA)","volume":"6","author":"Grass","year":"1980","journal-title":"Digital Processes"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607483901126?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607483901126?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T04:28:32Z","timestamp":1551068912000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607483901126"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1983,8]]},"references-count":26,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1983,8]]}},"alternative-id":["0165607483901126"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(83)90112-6","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1983,8]]}}}