{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T21:58:48Z","timestamp":1649109528784},"reference-count":17,"publisher":"Elsevier BV","issue":"3-4","license":[{"start":{"date-parts":[[1984,10,1]],"date-time":"1984-10-01T00:00:00Z","timestamp":465436800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1984,10]]},"DOI":"10.1016\/0165-6074(84)90003-6","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T00:56:11Z","timestamp":1060304171000},"page":"109-115","source":"Crossref","is-referenced-by-count":4,"title":["Fault-tolerant reconfigurable processing arrays using bi-directionl switches"],"prefix":"10.1016","volume":"14","author":[{"given":"V.N.","family":"Doniants","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Iori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Pellegrino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.I.","family":"Pi'il","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Stefanelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(84)90003-6_BIB1","series-title":"Proc. 7-th Symp. on Computer Architecture","first-page":"168","article-title":"Architecture of a Massively Parallel Processor","author":"Batcher","year":"1980"},{"issue":"N. 1","key":"10.1016\/0165-6074(84)90003-6_BIB2","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/MC.1983.1654168","article-title":"Image Processing on the Massively Parallel Processor","volume":"Vol. 16","author":"Potter","year":"1983","journal-title":"IEEE Computer Magazine"},{"issue":"N. 1","key":"10.1016\/0165-6074(84)90003-6_BIB3","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/MC.1983.1654162","article-title":"Parallel Image Processing Using Cellular Arrays","volume":"Vol. 16","author":"Rosenfeld","year":"1983","journal-title":"IEEE Computer Magazine"},{"issue":"n. 1","key":"10.1016\/0165-6074(84)90003-6_BIB4_1","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why Systolic Architecture?","volume":"Vol. 15","author":"Kung","year":"1982","journal-title":"IEEE Computer Magazine"},{"issue":"n. 1","key":"10.1016\/0165-6074(84)90003-6_BIB4_2","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/MC.1982.1653825","article-title":"Why Systolic Architecture?","volume":"Vol. 15","author":"Kung","year":"1982","journal-title":"IEEE Computer Magazine"},{"key":"10.1016\/0165-6074(84)90003-6_BIB5","series-title":"2nd Symposium on Foundation of Computer Sciences","article-title":"Wafer-Scale Integration of Systolic Arrays","author":"Leighton","year":"1982"},{"key":"10.1016\/0165-6074(84)90003-6_BIB6","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/TC.1982.1676058","article-title":"Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI Design","volume":"Vol. C-31","author":"Mangir","year":"1982","journal-title":"IEEE Trans. on Comp."},{"key":"10.1016\/0165-6074(84)90003-6_BIB7","series-title":"Proc. Nation. Comp. Conf. AFIPS","article-title":"Reconfigurable Architectures for VLSI Implementation","author":"Sami","year":"1983"},{"key":"10.1016\/0165-6074(84)90003-6_BIB8","series-title":"Int. Report","article-title":"Reconfigurable architectures for fault-tolerant Wafer-Scale Regular Arrays","author":"Negrini","year":"1984"},{"key":"10.1016\/0165-6074(84)90003-6_BIB9","series-title":"Proc. FTCS-13","article-title":"Diogenes: a methodology for designing fault-tolerant VLSI processor arrays","author":"Chung","year":"1983"},{"issue":"n. 10","key":"10.1016\/0165-6074(84)90003-6_BIB10","doi-asserted-by":"crossref","first-page":"902","DOI":"10.1109\/TC.1983.1676134","article-title":"Diogenes approach to testable fault-tolerant VLSI processor arrays","volume":"Vol. C-32","author":"Rosenberg","year":"1983","journal-title":"IEEE-Trans. on Comp."},{"issue":"n. 1","key":"10.1016\/0165-6074(84)90003-6_BIB11","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TC.1984.5009312","article-title":"On area and yield considerations for Fault-tolerant VLSI processor arrays","volume":"Vol C-33","author":"Koren","year":"1984","journal-title":"IEEE Trans on Comp."},{"key":"10.1016\/0165-6074(84)90003-6_BIB12","article-title":"Self-Testing VLSI Array Structures","author":"Sami","year":"1984","journal-title":"ICCD-84"},{"key":"10.1016\/0165-6074(84)90003-6_BIB13","series-title":"Design of control blocks for communication networks","first-page":"69","article-title":"On modification of matrix cellular array","author":"Doniants","year":"1977"},{"key":"10.1016\/0165-6074(84)90003-6_BIB14","series-title":"Network control systems","article-title":"Realization of boolean functions in modified matrix cellular arrays using repeated input of variables","author":"Doniants","year":"1980"},{"key":"10.1016\/0165-6074(84)90003-6_BIB15","series-title":"Introduction to VLSI Systems","author":"Mead","year":"1980"},{"key":"10.1016\/0165-6074(84)90003-6_BIB16","series-title":"Euromicro Conference","article-title":"Design of switches for self-reconfiguring VLSI array structures","author":"Gentile","year":"1984"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607484900036?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607484900036?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T22:51:56Z","timestamp":1552603916000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607484900036"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984,10]]},"references-count":17,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[1984,10]]}},"alternative-id":["0165607484900036"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(84)90003-6","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1984,10]]}}}