{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T10:42:13Z","timestamp":1648550533573},"reference-count":22,"publisher":"Elsevier BV","issue":"3-4","license":[{"start":{"date-parts":[[1984,10,1]],"date-time":"1984-10-01T00:00:00Z","timestamp":465436800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1984,10]]},"DOI":"10.1016\/0165-6074(84)90006-1","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"133-137","source":"Crossref","is-referenced-by-count":3,"title":["Preliminary analysis of RISC architectures performance"],"prefix":"10.1016","volume":"14","author":[{"given":"Helnye","family":"Azaria","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(84)90006-1_BIB1","series-title":"Advances in Computer Architecture","author":"Myers","year":"1982"},{"issue":"No. 6","key":"10.1016\/0165-6074(84)90006-1_BIB2","first-page":"18","article-title":"On the use of Benchmarks for Measuring System Performance","volume":"Vo.. 10","author":"Levy","year":"1982","journal-title":"Computer Architecture News"},{"key":"10.1016\/0165-6074(84)90006-1_BIB3","series-title":"Computer Systems Performance Evaluation","author":"Ferrari","year":"1978"},{"key":"10.1016\/0165-6074(84)90006-1_BIB4","series-title":"Tools and Techniques Computer Performance Evaluation for effective Analysis","author":"Morris","year":"1982"},{"issue":"No. 10","key":"10.1016\/0165-6074(84)90006-1_BIB5","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/C-M.1977.217523","article-title":"Measurement and Evaluation of Alternative Computer Architectures","volume":"Vol. 10","author":"Fuller","year":"1977","journal-title":"Computer"},{"issue":"No. 5","key":"10.1016\/0165-6074(84)90006-1_BIB6","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/641559.641561","article-title":"A Comparison of Microcode, Assembly Code and High-Level Languages on the VAX-11 and RISC I","volume":"Vol. 10","author":"Larus","year":"1982","journal-title":"Computer Architecture News"},{"issue":"No. 5","key":"10.1016\/0165-6074(84)90006-1_BIB7","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1145\/641559.641562","article-title":"A Performance Evaluation of the Intel 80286","volume":"Vol. 10","author":"Patterson","year":"1982","journal-title":"Computer Architecture News"},{"issue":"No. 4","key":"10.1016\/0165-6074(84)90006-1_BIB8","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1145\/641542.641545","article-title":"A Performance Evaluation of the Intel iAPX 432","volume":"Vol. 10","author":"Hansen","year":"1982","journal-title":"Computer Architecture News"},{"issue":"No. 9","key":"10.1016\/0165-6074(84)90006-1_BIB9","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1982.1654133","article-title":"A VLSI RISC","volume":"Vol. 15","author":"Patterson","year":"1982","journal-title":"Computer"},{"issue":"No. 2","key":"10.1016\/0165-6074(84)90006-1_BIB10","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MM.1982.290936","article-title":"A Unique Microprocessor Instruction Set","volume":"Vol. 2","author":"Fairclough","year":"1982","journal-title":"IEEE Micro"},{"issue":"No. 4","key":"10.1016\/0165-6074(84)90006-1_BIB11","first-page":"14","article-title":"A RISCy Approach to VLSI","volume":"Vol. 2","author":"Fitzpatrick","year":"1981","journal-title":"VLSI Design"},{"key":"10.1016\/0165-6074(84)90006-1_BIB12","series-title":"Proc. COMPCON","first-page":"2","article-title":"The MIPS Machine","author":"Hennessy","year":"1982"},{"key":"10.1016\/0165-6074(84)90006-1_BIB13","series-title":"Proc. 8th Ann. Symp. on Computer Architecture","first-page":"443","article-title":"RISCI: A Reduced Instruction Set VLSI Computer","author":"Patterson","year":"1981"},{"key":"10.1016\/0165-6074(84)90006-1_BIB14","series-title":"Proc. Symp. Architecture Support for Programming Languages and Operating Systems","first-page":"39","article-title":"The 801 Minicomputer","author":"Radin","year":"1982"},{"issue":"No. 12","key":"10.1016\/0165-6074(84)90006-1_BIB15","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MSPEC.1981.6369700","article-title":"More Hardware Means Less Software","volume":"Vol. 18","author":"Bernhard","year":"1981","journal-title":"IEEE Spectrum"},{"issue":"No. 6","key":"10.1016\/0165-6074(84)90006-1_BIB16","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1145\/641914.641918","article-title":"Comments on the Case of the Reduced Instruction Set Computer","volume":"Vol. 8","author":"Clark","year":"1980","journal-title":"Computer Architecture News"},{"issue":"No. 6","key":"10.1016\/0165-6074(84)90006-1_BIB17","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/641914.641917","article-title":"The Case for the Reduced Instruction Set","volume":"Vol. 8","author":"Patterson","year":"1980","journal-title":"Computer Architecture News"},{"issue":"No. 4","key":"10.1016\/0165-6074(84)90006-1_BIB18","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/MM.1982.291014","article-title":"Assessing RISC's in High-Level Language Support","volume":"Vol. 2","author":"Patterson","year":"1982","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(84)90006-1_BIB19","article-title":"Simulation and Performance Evaluation of the RISC Architecture","volume":"6","author":"Tamir","year":"1981"},{"key":"10.1016\/0165-6074(84)90006-1_BIB20","author":"Moore","year":"1982"},{"key":"10.1016\/0165-6074(84)90006-1_BIB21","article-title":"The MODHEL Microcomputer for RISCS Study","volume":"Vol. 12","author":"Azaria","year":"1983","journal-title":"Microprocessing and Microprogramming Journal"},{"key":"10.1016\/0165-6074(84)90006-1_BIB22","first-page":"143","article-title":"Thirty-Two Bit Micro Supports Multiprocessing","author":"Wilson","year":"1984","journal-title":"Computer Design"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607484900061?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607484900061?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T02:51:54Z","timestamp":1552618314000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607484900061"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984,10]]},"references-count":22,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[1984,10]]}},"alternative-id":["0165607484900061"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(84)90006-1","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1984,10]]}}}