{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T23:04:59Z","timestamp":1648767899870},"reference-count":19,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1984,2,1]],"date-time":"1984-02-01T00:00:00Z","timestamp":444441600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1984,2]]},"DOI":"10.1016\/0165-6074(84)90070-x","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"73-96","source":"Crossref","is-referenced-by-count":0,"title":["Bus and memory interference in double bus multiprocessor systems"],"prefix":"10.1016","volume":"13","author":[{"given":"M.","family":"Ajmone Marsan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Carra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(84)90070-X_BIB1","doi-asserted-by":"crossref","DOI":"10.1109\/T-C.1975.224335","article-title":"Analysis of Memory Interference in Multiprocessors","author":"Bhandarkar","year":"1975","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(84)90070-X_BIB2","doi-asserted-by":"crossref","DOI":"10.1145\/360238.360243","article-title":"Interference in Multiprocessor Computer Systems with Interleaved Memory","author":"Baskett","year":"1976","journal-title":"Communications of the ACM"},{"key":"10.1016\/0165-6074(84)90070-X_BIB3","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1977.1674734","article-title":"A General Model for Memory Interference in Multiprocessors","author":"Hoogendoorn","year":"1977","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(84)90070-X_BIB4","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1979.1675307","article-title":"Interference in Multiprocessor Systems with Localized Memory Access Probabilities","author":"Sethi","year":"1979","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(84)90070-X_BIB5","doi-asserted-by":"crossref","DOI":"10.1049\/ij-cdt.1978.0027","article-title":"Derivation and Comparison of Multiprocessor Contention Measures","author":"Willis","year":"1978","journal-title":"IEE Journal of Computers and Digital Techniques"},{"key":"10.1016\/0165-6074(84)90070-X_BIB6","article-title":"Efficiency of a Multiprocessor System with Time-Shared Busses","volume":"77","author":"Hoener","year":"1977","journal-title":"EUROMICRO"},{"key":"10.1016\/0165-6074(84)90070-X_BIB7","article-title":"On the Analysis of Memory Conflicts and Bus Contentions in a Multiple-Microprocessor System","author":"Fung","year":"1979","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(84)90070-X_BIB8","doi-asserted-by":"crossref","unstructured":"M. Ajmone Marsan and F. Gregoretti, \u201cMemory Inter- ference Models for a Multimicroprocessor System with a Shared Bus and a Single External Common Memory\u201d, Microprocessing and Microprogramming - EUROMICRO Journal, Vol. 7, n. 2,","DOI":"10.1016\/0165-6074(81)90091-0"},{"key":"10.1016\/0165-6074(84)90070-X_BIB9","series-title":"1981 International Conference on Parallel Processing","article-title":"Approximate Models for Multiple Bus Multiprocessor Systems","author":"Ajmone Marsan","year":"1981"},{"key":"10.1016\/0165-6074(84)90070-X_BIB10","series-title":"International Conference on Data Communication Systems and their Applications","article-title":"Bounds on the Performance of Multiple Bus Multiprocessor Systems","author":"Ajmone Marsan","year":"1981"},{"issue":"n. 3","key":"10.1016\/0165-6074(84)90070-X_BIB11","article-title":"Markov Models for Multiple Bus Multiprocessor Systems","volume":"Vol. C-31","author":"Ajmone Marsan","year":"1982","journal-title":"IEEE Transactions on Computers"},{"issue":"n. 12","key":"10.1016\/0165-6074(84)90070-X_BIB12","article-title":"Comparative Performance Analysis of Single Bus Multiprocessor Architectures","volume":"Vol. C-31","author":"Ajmone Marsan","year":"1982","journal-title":"IEEE Transactions on Computers"},{"issue":"n. 1","key":"10.1016\/0165-6074(84)90070-X_BIB13","article-title":"Modelling Bus Contention and Memory Interference in a Multiprocessor System","volume":"Vol. C-32","author":"Ajmone Marsan","year":"1983","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(84)90070-X_BIB14","series-title":"3-rd International Conference on Distributed Computing Systems","article-title":"Bounds on Bus and Memory Interference in a Class of Multiple Bus Multiprocessor Systems","author":"Ajmone Marsan","year":"1982"},{"issue":"n. 2","key":"10.1016\/0165-6074(84)90070-X_BIB15","doi-asserted-by":"crossref","DOI":"10.1145\/358396.358449","article-title":"Analyzing Queueing Networks with Simultaneous Resource Possession","volume":"Vol. 25","author":"Jacobson","year":"1982","journal-title":"CACM"},{"key":"10.1016\/0165-6074(84)90070-X_BIB16","series-title":"Finite Markov Chains","author":"Kemeni","year":"1960"},{"issue":"n. 2","key":"10.1016\/0165-6074(84)90070-X_BIB17","doi-asserted-by":"crossref","DOI":"10.1145\/321879.321887","article-title":"Open, Closed, and Mixed Networks of Queues with Different Classes of Customers","volume":"Vol. 22","author":"Baskett","year":"1975","journal-title":"JACM"},{"issue":"n. 1","key":"10.1016\/0165-6074(84)90070-X_BIB18","doi-asserted-by":"crossref","DOI":"10.1147\/rd.191.0036","article-title":"Parametric Analysis of Queueing Networks","volume":"Vol. 19","author":"Chandy","year":"1975","journal-title":"IBM J. Res. and Dev."},{"issue":"n. 1","key":"10.1016\/0165-6074(84)90070-X_BIB19","doi-asserted-by":"crossref","DOI":"10.1147\/rd.191.0043","article-title":"Approximate Analysis of General Queueing Networks","volume":"Vol. 19","author":"Chandy","year":"1975","journal-title":"IBM J. Res. and Dev."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560748490070X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560748490070X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T05:35:29Z","timestamp":1585114529000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560748490070X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984,2]]},"references-count":19,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1984,2]]}},"alternative-id":["016560748490070X"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(84)90070-x","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1984,2]]}}}