{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,22]],"date-time":"2023-08-22T13:16:00Z","timestamp":1692710160693},"reference-count":12,"publisher":"Elsevier BV","issue":"2-3","license":[{"start":{"date-parts":[[1985,9,1]],"date-time":"1985-09-01T00:00:00Z","timestamp":494380800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1985,9]]},"DOI":"10.1016\/0165-6074(85)90046-8","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T00:56:11Z","timestamp":1060304171000},"page":"101-106","source":"Crossref","is-referenced-by-count":5,"title":["Reconfiguration of VLSI arrays: a technique for increased flexibility and reliability"],"prefix":"10.1016","volume":"16","author":[{"given":"V.N","family":"Doniants","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.G","family":"Lazarev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.G","family":"Sami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R","family":"Stefanelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/0165-6074(85)90046-8_BIB1","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why systolic architectures?","volume":"Vol. 15","author":"Kung","year":"1982","journal-title":"Computer"},{"key":"10.1016\/0165-6074(85)90046-8_BIB2","first-page":"604","article-title":"Systolic arrays: a Wafer-Scale approach","volume":"84","author":"Hedlund","year":"1984"},{"issue":"1","key":"10.1016\/0165-6074(85)90046-8_BIB3","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/MC.1982.1653826","article-title":"Introduction to the configurable, highly parallel computer","volume":"vol. 15","author":"Snyder","year":"1982","journal-title":"IEEE Computer Magazine"},{"key":"10.1016\/0165-6074(85)90046-8_BIB4","series-title":"2nd symposium on foundations of Computer Science, IEEE","article-title":"Wafer-scale integration of systolic arrays","author":"Leighton","year":"1982"},{"issue":"10","key":"10.1016\/0165-6074(85)90046-8_BIB5","first-page":"902","article-title":"The Diogenes approach to testable fault-tolerant VLSI processor arrays","volume":"vol. C-32","author":"Rosenberg","year":"1983","journal-title":"IEEE-TC"},{"key":"10.1016\/0165-6074(85)90046-8_BIB6","series-title":"MIT conf. on Advanced Research in VLSI","article-title":"Fault-tolerance and two-level pipelining in VLSI systolic arrays","author":"Kung","year":"1984"},{"issue":"1","key":"10.1016\/0165-6074(85)90046-8_BIB7","first-page":"1","article-title":"A review of fault-tolerant techniques for the enhancement of integrated circuit yield","volume":"vol. 2","author":"Moore","year":"1984","journal-title":"GEC Journal of research"},{"key":"10.1016\/0165-6074(85)90046-8_BIB8","first-page":"109","article-title":"Fault-Tolerant Reconfigurable Processing Arrays Using Bi-directional Switches","volume":"vol. 14","author":"Doniants","year":"1984"},{"key":"10.1016\/0165-6074(85)90046-8_BIB9","series-title":"proceedings of Conference on Computers and Communication","article-title":"Fault-Tolerance Approaches for VLSI\/WSI Arrays","author":"Negrini","year":"1985"},{"key":"10.1016\/0165-6074(85)90046-8_BIB10","series-title":"Proc. International Conference Parallel Processing","first-page":"262","article-title":"Wafer-scale integration of configurable highly parallel (CHIP) processor","author":"Hedlund","year":"1982"},{"issue":"7","key":"10.1016\/0165-6074(85)90046-8_BIB11","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/TC.1982.1676058","article-title":"Fault-tolerant design for VLSI: effect of interconnection requirements on yield improvement of VLSI design","volume":"vol. C31","author":"Mangir","year":"1982","journal-title":"IEEE Trans. Comp."},{"key":"10.1016\/0165-6074(85)90046-8_BIB12","article-title":"Fault-stealing: an approach to fault-tolerance of VSI array structures","volume":"85","author":"Sami","year":"1985"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607485900468?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607485900468?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T22:52:38Z","timestamp":1552603958000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607485900468"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,9]]},"references-count":12,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1985,9]]}},"alternative-id":["0165607485900468"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(85)90046-8","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1985,9]]}}}