{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T05:17:46Z","timestamp":1734153466977,"version":"3.30.2"},"reference-count":36,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2004,7,29]],"date-time":"2004-07-29T00:00:00Z","timestamp":1091059200000},"content-version":"vor","delay-in-days":6450,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,12]]},"DOI":"10.1016\/0165-6074(86)90018-9","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"11-22","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":7,"title":["Comparing causes of system failure"],"prefix":"10.1016","volume":"18","author":[{"given":"E.J.","family":"McCluskey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(86)90018-9_BIB1","series-title":"Proc. FJCC","first-page":"63","article-title":"Optimum Test Patterns for Parity Networks","author":"Bossen","year":"1970"},{"key":"10.1016\/0165-6074(86)90018-9_BIB2","series-title":"Proc. Int'l Test Conf.","first-page":"94","article-title":"Test Lenght for Pseudo-Random Testing","author":"Chin","year":"1985"},{"key":"10.1016\/0165-6074(86)90018-9_BIB3","series-title":"IEEE Int'l Solid-State Circuits Conf.","first-page":"164","article-title":"Modeling Power-Supply Disturbances in Digital Circuits","author":"Cortes","year":"1986"},{"key":"10.1016\/0165-6074(86)90018-9_BIB4","series-title":"IEEE Int'l Conf. on Circuits and Systems","first-page":"1046","article-title":"Properties of Transient Errors Due to Power Supply Disturbances","author":"Cortes","year":"1986"},{"key":"10.1016\/0165-6074(86)90018-9_BIB5","series-title":"Int'l Test Conf.","article-title":"An Experiment on Intermittent-Failure Mechanisms","author":"Cortes","year":"1986"},{"issue":"No. 1","key":"10.1016\/0165-6074(86)90018-9_BIB6","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/320954.320957","article-title":"Test Routines Based on Symbolic Logical Statements","volume":"Vol. 6","author":"Eldred","year":"1959","journal-title":"J. ACM"},{"key":"10.1016\/0165-6074(86)90018-9_BIB7","first-page":"153","article-title":"Input vectors drive simulation of logic-array designs","author":"Franz","year":"1985","journal-title":"EDN"},{"year":"1971","series-title":"Fault Detection in Digital Circuits","author":"Friedman","key":"10.1016\/0165-6074(86)90018-9_BIB8"},{"key":"10.1016\/0165-6074(86)90018-9_BIB9","first-page":"2","article-title":"Signature Analysis: A New Digital Field Service Method","author":"Frohwerk","year":"1977","journal-title":"Hewlett-Packard J."},{"key":"10.1016\/0165-6074(86)90018-9_BIB10","series-title":"Proc., Int'l Test Conf. 1984","first-page":"52","article-title":"An Analysis of the Multiple Fault Detection Capabilities of Single Stuck-At Fault Test Sets","author":"Hughes","year":"1984"},{"key":"10.1016\/0165-6074(86)90018-9_BIB11","series-title":"Proc., COMPCON Spring 85","first-page":"384","article-title":"An Experimental Study Comparing 74LS181 Test Sets","author":"Hughes","year":"1985"},{"key":"10.1016\/0165-6074(86)90018-9_BIB12","series-title":"Proc., 21st Design Automation Conf.","first-page":"18","article-title":"STAFAN: An Alternative to Fault Simulation","author":"Jain","year":"1984"},{"year":"1985","series-title":"A Practical Introduction to the New Logic Symbols","author":"Kampel","key":"10.1016\/0165-6074(86)90018-9_BIB13"},{"issue":"No. 11","key":"10.1016\/0165-6074(86)90018-9_BIB14","doi-asserted-by":"crossref","first-page":"1141","DOI":"10.1109\/TC.1977.1674761","article-title":"An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories","volume":"Vol. C-26","author":"Knaizuk","year":"1977","journal-title":"IEEE Trans. Comput."},{"year":"1985","series-title":"Fault Tolerant and Fault Testable Hardware Design","author":"Lala","key":"10.1016\/0165-6074(86)90018-9_BIB15"},{"year":"1972","author":"Lenk","key":"10.1016\/0165-6074(86)90018-9_BIB16"},{"key":"10.1016\/0165-6074(86)90018-9_BIB17","series-title":"Custom Integrated Circuits Conf.","article-title":"Design of CMOS VLSI Circuits for Testability","author":"Liu","year":"1986"},{"year":"1970","author":"Maley","key":"10.1016\/0165-6074(86)90018-9_BIB18"},{"issue":"No. 3","key":"10.1016\/0165-6074(86)90018-9_BIB19","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/TCAD.1985.1270122","article-title":"Design of Testable CMOS Logic Circuits under Arbitrary Delays","volume":"Vol. CAD-4","author":"Jha","year":"1985","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"10.1016\/0165-6074(86)90018-9_BIB20","series-title":"Proc., COMPCON Spring 1981","first-page":"317","article-title":"A Circuit for Detecting and Analyzing Temporary Failures","author":"McCluskey","year":"1981"},{"key":"10.1016\/0165-6074(86)90018-9_BIB21","doi-asserted-by":"crossref","first-page":"866","DOI":"10.1109\/TC.1981.1675717","article-title":"Design for Autonomous Test","author":"McCluskey","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(86)90018-9_BIB22","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/TC.1984.1676477","article-title":"Verification Testing \u2014 A Pseudoexhaustive Test Technique","author":"McCluskey","year":"1984","journal-title":"IEEE Trans. Comput."},{"year":"1986","series-title":"Logic Design Principles: With Emphasis on Testable Semicustom Circuits","author":"McCluskey","key":"10.1016\/0165-6074(86)90018-9_BIB23"},{"issue":"No. 7","key":"10.1016\/0165-6074(86)90018-9_BIB24","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1109\/T-C.1974.224020","article-title":"Bridging and Stuck-at Faults","volume":"Vol. C-23","author":"Mei","year":"1974","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(86)90018-9_BIB25","series-title":"Automata Studies","first-page":"129","article-title":"Gedanken Experiments on Sequential Machines","author":"Moore","year":"1955"},{"key":"10.1016\/0165-6074(86)90018-9_BIB26","series-title":"Proc., Fifteenth Int'l Symp. on Fault-Tolerant Computing","first-page":"93","article-title":"The Reliability of the IBM MVS\/XA Operating System","author":"Mourad","year":"1985"},{"key":"10.1016\/0165-6074(86)90018-9_BIB27","series-title":"Proc., COMPCON Spring 86","first-page":"441","article-title":"Multiple Fault Detection in Parity Trees","author":"Mourad","year":"1986"},{"key":"10.1016\/0165-6074(86)90018-9_BIB28","series-title":"Dig., Sixth Ann. Symp. on Fault-Tolerant Computing","first-page":"93","article-title":"Compact Testing: Testing with Compressed Data","author":"Parker","year":"1976"},{"key":"10.1016\/0165-6074(86)90018-9_BIB29","series-title":"Int'l Test Conf.","first-page":"435","article-title":"Untestable Design for CMOS Logic Circuits","author":"Reddy","year":"1983"},{"year":"1984","series-title":"ATE: Automatic Test Equipment","author":"Stover","key":"10.1016\/0165-6074(86)90018-9_BIB30"},{"article-title":"Test Generation for Microprocessors","year":"1979","author":"Thatte","key":"10.1016\/0165-6074(86)90018-9_BIB31"},{"key":"10.1016\/0165-6074(86)90018-9_BIB32","series-title":"Proc., Int'l Test Conf. 1985","first-page":"322","article-title":"Testing CMOS VLSI: Tools, Concepts, and Experimental Results","author":"Turner","year":"1985"},{"issue":"No. 5","key":"10.1016\/0165-6074(86)90018-9_BIB33","first-page":"1449","article-title":"Fault Modelling and Logic Simulation of CMOS and MOS Integrated Circuits","volume":"Vol. 57","author":"Wadack","year":"1978","journal-title":"BSTJ"},{"key":"10.1016\/0165-6074(86)90018-9_BIB34","series-title":"Proc., IEEE Int'l Conf. on Computer-Aided Design","first-page":"42","article-title":"Effect of Supply Voltage on Circuit Propagation Delay and Test Applications","author":"Wagner","year":"1985"},{"key":"10.1016\/0165-6074(86)90018-9_BIB35","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/MDT.1985.294863","article-title":"Test Length in a Self-testing Environment","author":"Williams","year":"1985","journal-title":"IEEE Design and Test"},{"key":"10.1016\/0165-6074(86)90018-9_BIB36","series-title":"Proc., COMPCON Spring 85","first-page":"388","article-title":"Non-stuck fault Testing of CMOS VLSI","author":"Zasio","year":"1985"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900189?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900189?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T09:32:38Z","timestamp":1734082358000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486900189"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,12]]},"references-count":36,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1986,12]]}},"alternative-id":["0165607486900189"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90018-9","relation":{},"ISSN":["0165-6074"],"issn-type":[{"type":"print","value":"0165-6074"}],"subject":[],"published":{"date-parts":[[1986,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Comparing causes of system failure","name":"articletitle","label":"Article Title"},{"value":"Microprocessing and Microprogramming","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0165-6074(86)90018-9","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1986 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}