{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T14:05:29Z","timestamp":1648908329072},"reference-count":15,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,12]]},"DOI":"10.1016\/0165-6074(86)90029-3","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"71-79","source":"Crossref","is-referenced-by-count":3,"title":["A PROLOG preprocessor for Warren's abstract instruction set"],"prefix":"10.1016","volume":"18","author":[{"given":"Brigitte","family":"Kn\u00f6dler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Rosenstiel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(86)90029-3_BIB1","first-page":"40","article-title":"Instruction generation technique speeds program execution","author":"Bursky","year":"1985","journal-title":"Electronic Design"},{"key":"10.1016\/0165-6074(86)90029-3_BIB2","first-page":"211","article-title":"A Design Environment for the Synthesis of Integrated Circuits 11","author":"Camposano","year":"1985","journal-title":"Euromicro Symposium on microprocessing and microprogramming"},{"key":"10.1016\/0165-6074(86)90029-3_BIB3","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1016\/0743-1066(84)90022-0","article-title":"On the Sequential Nature of Unification","volume":"1","author":"Dwork","year":"1984","journal-title":"J. Logic Programming"},{"key":"10.1016\/0165-6074(86)90029-3_BIB4","article-title":"Results of a Silicon Compiler Design Challenge","author":"Evanczu","year":"1985","journal-title":"VLSI Design"},{"key":"10.1016\/0165-6074(86)90029-3_BIB5","first-page":"19","article-title":"Entwicklung von kundenspezifischen Schaltungen","author":"G\u00f6ttler","year":"1984","journal-title":"Elektronik"},{"issue":"No. 3","key":"10.1016\/0165-6074(86)90029-3_BIB6","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1016\/0167-739X(85)90018-4","article-title":"Advanced Oject Oriented Architectures","volume":"Vol. 1","author":"Giloi","year":"1985","journal-title":"Fifth Generation Computing Systems"},{"key":"10.1016\/0165-6074(86)90029-3_BIB7","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1007\/BF03037051","article-title":"Highly Parallel Inference Engine PIE \u2014 Goal Rewriting Model and Machine Architecture","volume":"2","author":"Goto","year":"1984","journal-title":"New Generation Computing"},{"key":"10.1016\/0165-6074(86)90029-3_BIB8","series-title":"Advances in Computer Architecture","author":"Myers","year":"1982"},{"key":"10.1016\/0165-6074(86)90029-3_BIB9","article-title":"Design of a High-speed Prolog machine","author":"Nakazaki","year":"1985","journal-title":"ICOT Technical Memorandum TM-0105"},{"key":"10.1016\/0165-6074(86)90029-3_BIB10","unstructured":"B. Neidecker KA - Prolog; KAP-Maschine: Maschinenmodell Version 0.4 Int. Bericht, Institut f. Informatik I Universit\u00e4t Karlsruhe (to be published)"},{"key":"10.1016\/0165-6074(86)90029-3_BIB11","series-title":"7th Int. Conf. Proc. on Computer Hardware Description Languages and their Applications","article-title":"Synthesizing Circuits from Behavioural Level Specifications","author":"Rosenstiel","year":"1985"},{"key":"10.1016\/0165-6074(86)90029-3_BIB12","article-title":"A subset of Concurrent Prolog and its Interpreter","volume":"2","author":"Shapiro","year":"1983","journal-title":"ICOT, TR-003"},{"issue":"No. 4","key":"10.1016\/0165-6074(86)90029-3_BIB13","volume":"Vol. 2","author":"Tick","year":"1984","journal-title":"Towards a Pipelined PROLOG Processor New Generation Computing"},{"key":"10.1016\/0165-6074(86)90029-3_BIB14","series-title":"1980 Logic Programming Workshop","article-title":"An improved Prolog instruction set which optimises tail recursion","author":"Warren","year":"1980"},{"key":"10.1016\/0165-6074(86)90029-3_BIB15","article-title":"An Abstract Prolog Instruction Set Artificial Intelligence Center","author":"Warren","year":"1983"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900293?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900293?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T02:54:29Z","timestamp":1552618469000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486900293"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,12]]},"references-count":15,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1986,12]]}},"alternative-id":["0165607486900293"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90029-3","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1986,12]]}}}