{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T05:50:20Z","timestamp":1649051420112},"reference-count":22,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,12]]},"DOI":"10.1016\/0165-6074(86)90033-5","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T00:56:11Z","timestamp":1060304171000},"page":"99-105","source":"Crossref","is-referenced-by-count":1,"title":["A CAD tool box for VLSI around a hardware description language"],"prefix":"10.1016","volume":"18","author":[{"given":"R.W.","family":"Hartenstein","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Lemmert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(86)90033-5_BIB1","author":"Borrmann","year":"1985"},{"key":"10.1016\/0165-6074(86)90033-5_BIB2","unstructured":"Clarke, E., Feng, Y., ESCHER- A Geometrical Layout System For Recursively Defined Cells, report, CMU-CS-85-150, Carnegie-Mellon-University."},{"key":"10.1016\/0165-6074(86)90033-5_BIB3","article-title":"ABL editor: user manual (draft)","author":"Girardi","year":"1984","journal-title":"CVT report"},{"key":"10.1016\/0165-6074(86)90033-5_BIB4","series-title":"Proc. EUROMICRO Symp. Brussels 1985","article-title":"ABLED: a RT level Schematics Editor and Simulator' Interface","author":"Girardi","year":"1985"},{"key":"10.1016\/0165-6074(86)90033-5_BIB5","series-title":"IFIP-CHDL'85 Int'l Symp. on Hardware Description Languages","article-title":"A program for automatic verification of the refinement' of a register transfer description into a logic description","author":"Grass","year":"1985"},{"key":"10.1016\/0165-6074(86)90033-5_BIB6","series-title":"KARL-III Primer (KARL language primer)","author":"Hartenstein","year":"1985"},{"key":"10.1016\/0165-6074(86)90033-5_BIB7","article-title":"A Simple Synthesizer for MOL Circuits","author":"Hartenstein","year":"1986"},{"key":"10.1016\/0165-6074(86)90033-5_BIB8","article-title":"Recursive Cell Definitions in hyperKARL","author":"Hartenstein","year":"1986"},{"key":"10.1016\/0165-6074(86)90033-5_BIB9","article-title":"A Design Language for the Long Thin Man","author":"Hartenstein","year":"1985"},{"key":"10.1016\/0165-6074(86)90033-5_BIB10","author":"Hartenstein","year":"1986"},{"key":"10.1016\/0165-6074(86)90033-5_BIB11","series-title":"Proc. CHDL'79 - Int'l Conf. on Computer Hardware Description Languages","article-title":"KARL - a Hardware Description Language as Part of a CAD Tool for VLSI","author":"Hartenstein","year":"1979"},{"key":"10.1016\/0165-6074(86)90033-5_BIB12","series-title":"KARL User Guide","author":"Hauck","year":"1986"},{"key":"10.1016\/0165-6074(86)90033-5_BIB13","series-title":"Hardware Description Languages","article-title":"Conceptual Design Based on HDL Use","author":"Lemmert","year":"1986"},{"key":"10.1016\/0165-6074(86)90033-5_BIB14","article-title":"RTcode Instant","author":"Mavridis","year":"1984"},{"key":"10.1016\/0165-6074(86)90033-5_BIB15","article-title":"SCIL Command Language","author":"Mavridis","year":"1985"},{"key":"10.1016\/0165-6074(86)90033-5_BIB16","series-title":"Introduction to VLSI Systems","author":"Mead","year":"1980"},{"key":"10.1016\/0165-6074(86)90033-5_BIB17","series-title":"IFIP CHDL'85 Int'l Symp. on Computer Hardware Description Languages","article-title":"RTL test generation and validation for VLSI: an integrated set of tools for KARL","author":"Morpurgo","year":"1985"},{"key":"10.1016\/0165-6074(86)90033-5_BIB18","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-322-94653-9","article-title":"CAD-Entwurfskontrolle in der Mikroelektronik","author":"Nebel","year":"1985"},{"key":"10.1016\/0165-6074(86)90033-5_BIB19","series-title":"List of KARL-related papers","year":"1985"},{"key":"10.1016\/0165-6074(86)90033-5_BIB20","article-title":"OLIVETTI Fault Simulator for RT level (KARL) described nets user manual (first draft)","author":"Segre","year":"1984"},{"key":"10.1016\/0165-6074(86)90033-5_BIB21","article-title":"ABLtoKARL Translator: Algorithm Description","author":"Welters","year":"1985"},{"key":"10.1016\/0165-6074(86)90033-5_BIB22","series-title":"Proc. EUROMICRO Symposium","article-title":"Automatic Generation of Functional Tests Pattern From RT Language Source","author":"Wodtko","year":"1985"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900335?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900335?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T22:54:25Z","timestamp":1552604065000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486900335"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,12]]},"references-count":22,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1986,12]]}},"alternative-id":["0165607486900335"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90033-5","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1986,12]]}}}