{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T16:53:11Z","timestamp":1649004791426},"reference-count":10,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,12]]},"DOI":"10.1016\/0165-6074(86)90035-9","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"123-129","source":"Crossref","is-referenced-by-count":1,"title":["Compiling an RT level hardware description language into layout of NMOS cells"],"prefix":"10.1016","volume":"18","author":[{"given":"Zainalabedin","family":"Navabi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kia","family":"Doroudi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(86)90035-9_BIB1","series-title":"Digital Systems: Hardware Organization and Design","author":"Hill","year":"1978"},{"key":"10.1016\/0165-6074(86)90035-9_BIB2","article-title":"Modular Implementation of a Digital Hardware Design Automation System","author":"Masud","year":"1981"},{"key":"10.1016\/0165-6074(86)90035-9_BIB3","series-title":"Proceeding of the Sixth International Symposium on Computer Hardware Description Languages","first-page":"153","article-title":"Storage Logic Array Realization of RTL Descriptions","author":"Navabi","year":"1983"},{"key":"10.1016\/0165-6074(86)90035-9_BIB4","series-title":"Proceeding of the Sixteenth Design Automation Conference","article-title":"Efficient Simulation of AHPL","author":"Navabi","year":"1979"},{"key":"10.1016\/0165-6074(86)90035-9_BIB5","series-title":"Analysis and design of Digital Integrated Circuits","author":"Hodges","year":"1983"},{"key":"10.1016\/0165-6074(86)90035-9_BIB6","doi-asserted-by":"crossref","DOI":"10.1016\/0165-6074(85)90044-4","article-title":"Generating Gate Level Two Phase Dynamic MOS Logic From AHPL","author":"Navabi","year":"1985","journal-title":"Euromicro Journal on Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(86)90035-9_BIB7","article-title":"VLSI Design Automation Using A Hardware Programming Language","author":"Navabi","year":"1981"},{"key":"10.1016\/0165-6074(86)90035-9_BIB8","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.1984.1270077","article-title":"Hardware Compilation from an RTL to a Storage Logic Array Target","author":"Hill","year":"1984","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/0165-6074(86)90035-9_BIB9","series-title":"Introduction to VLSI Systems","author":"Mead","year":"1981"},{"key":"10.1016\/0165-6074(86)90035-9_BIB10","series-title":"VLSI: Silicon Compilation and the Art of Automatic Microchip Design","author":"Ayers Ronald","year":"1983"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900359?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900359?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T02:54:23Z","timestamp":1552618463000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486900359"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,12]]},"references-count":10,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1986,12]]}},"alternative-id":["0165607486900359"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90035-9","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1986,12]]}}}