{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T05:08:32Z","timestamp":1649048912877},"reference-count":12,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,12]]},"DOI":"10.1016\/0165-6074(86)90045-1","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"205-212","source":"Crossref","is-referenced-by-count":2,"title":["Cache interleaving in multiprocessor systems"],"prefix":"10.1016","volume":"18","author":[{"given":"Ghulam M.","family":"Chaudhry","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jatinder S.","family":"Bedi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(86)90045-1_BIB1","doi-asserted-by":"crossref","first-page":"897","DOI":"10.1109\/T-C.1975.224335","article-title":"Analysis of Memory Interferrence in Multiprocessor","volume":"Vol. C-24","author":"Bhandarkar","year":"1975","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(86)90045-1_BIB2","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1977.1674865","article-title":"On the Effective Bandwidth of Parallel Memories","volume":"Vol. C-26","author":"Chang","year":"1977","journal-title":"IEEE, Trans. Comput."},{"key":"10.1016\/0165-6074(86)90045-1_BIB3","series-title":"Computer Architecture and Parallel Processing","author":"Hwang","year":"1984"},{"key":"10.1016\/0165-6074(86)90045-1_BIB4","series-title":"Digital Computer System Principles","author":"Hellerman","year":"1967"},{"key":"10.1016\/0165-6074(86)90045-1_BIB5","doi-asserted-by":"crossref","DOI":"10.1109\/T-C.1971.223172","article-title":"On the Performance of Interleaved Memories with Multiple-Word Bandwidth","volume":"Vol. C-20","author":"Coffman","year":"1971","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(86)90045-1_BIB6","article-title":"An Analysis of the Instruction Execution Rate in Certain Computer Structures","author":"Strecker","year":"1970"},{"issue":"No. 4","key":"10.1016\/0165-6074(86)90045-1_BIB7","doi-asserted-by":"crossref","DOI":"10.1147\/sj.84.0319","article-title":"Effects of Storage Contention on System Performance","volume":"Vol. 8","author":"Skinner","year":"1969","journal-title":"IBM Syst. J."},{"key":"10.1016\/0165-6074(86)90045-1_BIB8","article-title":"Data Coherence Problem in a Multicache System","volume":"Vol. C34","author":"Weic","year":"1985","journal-title":"IEEE Trans. Comut."},{"issue":"No. 3","key":"10.1016\/0165-6074(86)90045-1_BIB9","doi-asserted-by":"crossref","DOI":"10.1145\/356887.356892","article-title":"Cache Memories","volume":"Vol. 14","author":"Smith","year":"1982","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/0165-6074(86)90045-1_BIB10","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","article-title":"A New Solution to Coherence Problems in Multicache Systems","volume":"Vol. C-27","author":"Censier","year":"1978","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(86)90045-1_BIB11","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1982.1675995","article-title":"Analysis of Multiprocessors with Private Cache Memories","volume":"Vol. C-31","author":"Patel","year":"1982","journal-title":"IEEE Trans. Comput."},{"issue":"No. 9","key":"10.1016\/0165-6074(86)90045-1_BIB12","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1979.1675436","article-title":"Interleaved Memory Bandwidth in a Model of a Multiprocessor Computer System","volume":"Vol. C-28","author":"Rau","year":"1979","journal-title":"IEEE Trans. Comput."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900451?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900451?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T02:54:16Z","timestamp":1552618456000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486900451"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,12]]},"references-count":12,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1986,12]]}},"alternative-id":["0165607486900451"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90045-1","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1986,12]]}}}