{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T13:39:26Z","timestamp":1649079566414},"reference-count":16,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,12]]},"DOI":"10.1016\/0165-6074(86)90051-7","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"243-250","source":"Crossref","is-referenced-by-count":5,"title":["Automatic hardware synthesis from a behavioural description language: occam"],"prefix":"10.1016","volume":"18","author":[{"given":"G.V.","family":"Collis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.D.","family":"Edwards","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(86)90051-7_BIB1","series-title":"CHIPSMITH: A Random Logic Compiler for Gate Arrays, Optimised Arrays and Standard Cell Implementations","year":"1985"},{"key":"10.1016\/0165-6074(86)90051-7_BIB2","series-title":"Plessey Megacell","year":"1985"},{"key":"10.1016\/0165-6074(86)90051-7_BIB3","series-title":"VLSI83","first-page":"171","article-title":"PLASCO: A Silicon Compiler for NMOS and CMOS PLAs","author":"deMann","year":"1983"},{"key":"10.1016\/0165-6074(86)90051-7_BIB4","series-title":"22nd Design Automation Conference","first-page":"162","article-title":"Decomposition of Logic Networks into Silicon","author":"Healy","year":"1985"},{"key":"10.1016\/0165-6074(86)90051-7_BIB5","series-title":"Conference on \u201cAdvanced Research in VLSI\u201d","first-page":"28","article-title":"Generating Custom High Performance VLSI Designs from Succinct Algorithmic Descriptions","author":"Siskind","year":"1982"},{"key":"10.1016\/0165-6074(86)90051-7_BIB6","series-title":"22nd Design Automation Conference","first-page":"232","article-title":"The SILC Silicon Compiler: Language and Features","author":"Blackman","year":"1985"},{"key":"10.1016\/0165-6074(86)90051-7_BIB7","series-title":"Caltech Conference on VLSI","first-page":"303","article-title":"Bristle Blocks: A Silicon Compiler","author":"Johannsen","year":"1979"},{"key":"10.1016\/0165-6074(86)90051-7_BIB8","first-page":"46","article-title":"The Silicon Compiler: Panacea, Wishful Thinking, or Old Hat?","author":"Werner","year":"1982","journal-title":"VLSI Design"},{"key":"10.1016\/0165-6074(86)90051-7_BIB9","unstructured":"N. Bergmann: \u201cA Case Study of the FIRST Silicon Compiler\u201d, 3rd Caltech Conference on VLSI."},{"key":"10.1016\/0165-6074(86)90051-7_BIB10","series-title":"CHDL85","first-page":"381","article-title":"OCCAM to CMOS: Experimental Logic Design Support System","author":"Mano","year":"1985"},{"issue":"2","key":"10.1016\/0165-6074(86)90051-7_BIB11","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1109\/TCAD.1985.1270106","article-title":"Applicability of a Subset of Ada as an Algorithmic Hardware Description Language for Graph-Based Hardware Compilation","volume":"CAD-4","author":"Girczyc","year":"1985","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"1","key":"10.1016\/0165-6074(86)90051-7_BIB12","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/MS.1984.233394","article-title":"Transforming an Ada Program Unit to Silicon and Verifying its Behaviour in an Ada environment: A First Experiment","volume":"1","author":"Organick","year":"1984","journal-title":"IEEE Software"},{"key":"10.1016\/0165-6074(86)90051-7_BIB13","year":"1984"},{"key":"10.1016\/0165-6074(86)90051-7_BIB14","series-title":"ELLA : Design Modelling Simulation \u2014 System Overview","year":"1985"},{"issue":"2","key":"10.1016\/0165-6074(86)90051-7_BIB15","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1016\/0141-9331(84)90119-4","article-title":"OCCAM \u2014 an overview","volume":"8","author":"May","year":"1984","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/0165-6074(86)90051-7_BIB16","series-title":"VLSI83","first-page":"183","article-title":"The Algorithmic Generation of Programmable Logic Arrays from Algorithmic State Machine Descriptions","author":"Forrest","year":"1983"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900517?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900517?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T02:54:11Z","timestamp":1552618451000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486900517"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,12]]},"references-count":16,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1986,12]]}},"alternative-id":["0165607486900517"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90051-7","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1986,12]]}}}