{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T03:56:40Z","timestamp":1648526200083},"reference-count":28,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,12]]},"DOI":"10.1016\/0165-6074(86)90063-3","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"347-352","source":"Crossref","is-referenced-by-count":13,"title":["Optimizations in high level synthesis"],"prefix":"10.1016","volume":"18","author":[{"given":"Wolfgang","family":"Rosenstiel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(86)90063-3_BIB1","article-title":"Erh\u00f6hung der Arbeitsgeschwindigkeit digitaler Steuerungen durch Maximierung des Parallelit\u00e4tsgrads","author":"Biehl","year":"1981"},{"key":"10.1016\/0165-6074(86)90063-3_BIB2","series-title":"Proc. ISCAS","article-title":"A Comparison of Logic Minimization Strategies Using ESPRESSO: An APL Program Package for Partitioned Logic Minimization","author":"Brayton","year":"1982"},{"key":"10.1016\/0165-6074(86)90063-3_BIB3","series-title":"Proc. ISCAS","article-title":"The Decomposition and Factorization of Boolean Expressions","author":"Brayton","year":"1982"},{"key":"10.1016\/0165-6074(86)90063-3_BIB4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","article-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"Brayton","year":"1984"},{"key":"10.1016\/0165-6074(86)90063-3_BIB5","series-title":"DSL \u2014 Eine Sprache zur Spezifikation digitaler Schaltungen","author":"Camposano","year":"1984"},{"key":"10.1016\/0165-6074(86)90063-3_BIB6","series-title":"Automatic Data Path Synthesis from Behavioural Level Descriptions in DSL VLSI: Algorithms and Architectures","author":"Camposano","year":"1985"},{"key":"10.1016\/0165-6074(86)90063-3_BIB7","series-title":"22th Design Automation Conference","article-title":"The Mc BOOLE Minimizer","author":"Dagenis","year":"1985"},{"key":"10.1016\/0165-6074(86)90063-3_BIB8","series-title":"17th Design Automation Conference","article-title":"A New Look at Logik Synthesis","author":"Darringer","year":"1980"},{"key":"10.1016\/0165-6074(86)90063-3_BIB9","article-title":"A Design Methodology and Computer Aids for Digital VLSI Systems","volume":"Volume CAS-28","author":"Director","year":"1981"},{"key":"10.1016\/0165-6074(86)90063-3_BIB10","article-title":"The CMU DA\/CAD Project","author":"Director","year":"1982"},{"key":"10.1016\/0165-6074(86)90063-3_BIB11","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1981.1675827","article-title":"Trace Scheduling: A Technique for Global Microcode Compaction","volume":"Vol. C-30","author":"Fisher","year":"1981","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(86)90063-3_BIB12_1","article-title":"Entwicklung von kundenspezifischen Schaltungen","volume":"19","author":"G\u00f6ttler","year":"1984","journal-title":"Elektronik"},{"key":"10.1016\/0165-6074(86)90063-3_BIB12_2","article-title":"Entwicklung von kundenspezifischen Schaltungen","volume":"20","author":"G\u00f6ttler","year":"1984","journal-title":"Elektronik"},{"key":"10.1016\/0165-6074(86)90063-3_BIB12_3","article-title":"Entwicklung von kundenspezifischen Schaltungen","volume":"21","author":"G\u00f6ttler","year":"1984","journal-title":"Elektronik"},{"key":"10.1016\/0165-6074(86)90063-3_BIB12_4","article-title":"Entwicklung von kundenspezifischen Schaltungen","volume":"22","author":"G\u00f6ttler","year":"1984","journal-title":"Elektronik"},{"key":"10.1016\/0165-6074(86)90063-3_BIB13","series-title":"VENUS \u2014 Entwurf von VLSI-Schaltungen","author":"H\u00f6rbst","year":"1986"},{"key":"10.1016\/0165-6074(86)90063-3_BIB14","article-title":"Erzeugung der LOGE-Funktionstabellen aus DSL-Programmen","author":"Keller","year":"1936"},{"key":"10.1016\/0165-6074(86)90063-3_BIB15","article-title":"The VLSI Design Automation Assistant: A Knowledge-Based Expert System","author":"Kowalski","year":"1984"},{"key":"10.1016\/0165-6074(86)90063-3_BIB16","series-title":"Proc. 10th Intern. Cong. Microelectronics","article-title":"LOGE- Ein leistungsf\u00e4higes CAD-System zum Entwurf digitaler Steuerungen","author":"Lipp","year":"1982"},{"key":"10.1016\/0165-6074(86)90063-3_BIB17","article-title":"Lokale Optimierungen im DSL-Synthesesystem","author":"Paschalaki","year":"1985","journal-title":"Studienarbeit am Institut fuer Informatik IV der Universitaet Karlsruhe"},{"key":"10.1016\/0165-6074(86)90063-3_BIB18","article-title":"Logische Minimierung im DSL-Synthesesystem auf der Basis von ESPRESSO-II","author":"Paschalaki","year":"1985","journal-title":"Diplomarbeit am Institut fuer Informatik IV der Universit\u00e4t Karlsruhe"},{"key":"10.1016\/0165-6074(86)90063-3_BIB19","series-title":"13th Annual Microprogramming Workshop","article-title":"Heuristics for the Global Optimization of Microprograms","author":"Poe","year":"1980"},{"key":"10.1016\/0165-6074(86)90063-3_BIB20","article-title":"Synthese des Datenflusses digitaler Schaltungen aus formalen Funktionsbeschreibungen","author":"Rosenstiel","year":"1984"},{"key":"10.1016\/0165-6074(86)90063-3_BIB21","series-title":"Proc. 7th Int. Conf. on Computer Hardware Description Languages and Their Applications","article-title":"Synthesizing Circuits from Behavioural Level Specifications","author":"Rosenstiel","year":"1985"},{"key":"10.1016\/0165-6074(86)90063-3_BIB22","unstructured":"W. Rosenstiel, H.-J. Wunderlich Partitioning and Global Minimization under Testability Constraints to appear"},{"key":"10.1016\/0165-6074(86)90063-3_BIB23","series-title":"17th Annual Microprogramming Workshop","article-title":"An Improvement of Trace Scheduling for Global Microcode Compaction","author":"Su","year":"1984"},{"key":"10.1016\/0165-6074(86)90063-3_BIB24","series-title":"Computational Aspects of VLSI","author":"Ullman","year":"1984"},{"key":"10.1016\/0165-6074(86)90063-3_BIB25","series-title":"IEEE Conference on Circuits and Systems","article-title":"An Expert System for VLSI-Design","author":"Zippel","year":"1983"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900633?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900633?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T02:54:00Z","timestamp":1552618440000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486900633"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,12]]},"references-count":28,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1986,12]]}},"alternative-id":["0165607486900633"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90063-3","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1986,12]]}}}