{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T06:59:32Z","timestamp":1648709972959},"reference-count":14,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,12]]},"DOI":"10.1016\/0165-6074(86)90067-0","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"371-379","source":"Crossref","is-referenced-by-count":2,"title":["Test generation for circuits described in procedural hardware description languages (HDLs)"],"prefix":"10.1016","volume":"18","author":[{"given":"K.","family":"Sapiecha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Czichon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(86)90067-0_BIB1","series-title":"Diagnosis and Reliable Design of Digital Systems","author":"BRE'76","year":"1976"},{"key":"10.1016\/0165-6074(86)90067-0_BIB2","doi-asserted-by":"crossref","first-page":"607","DOI":"10.1145\/365628.365650","article-title":"An Algol-like Computer Design Language","author":"CHU'65","year":"1965","journal-title":"Comm. ACM-8"},{"key":"10.1016\/0165-6074(86)90067-0_BIB3","series-title":"Fundamentals of Structured Hardware Design. A Design Language Approach at RTL","author":"HAR'77","year":"1977"},{"key":"10.1016\/0165-6074(86)90067-0_BIB4","unstructured":"HAR '85 - Hartenstein R.W., Wodtko A. \u201cAutomatic Generation of Functional Test Patterns from RT Language Source.\u201d, Proc. of Intern. Conf. EUROMICRO 85, Brussels."},{"key":"10.1016\/0165-6074(86)90067-0_BIB5","first-page":"577","article-title":"Test Generation Algorithms for Computer Hardware Description Languages","volume":"vol C-31","author":"LEV '82","year":"1982","journal-title":"IEEE TC"},{"key":"10.1016\/0165-6074(86)90067-0_BIB6","series-title":"Proc. 13th ISFTC","first-page":"90","article-title":"The \u2605-algorithm: Critical Traces for Functions and CHDL constructs","author":"LEV '83","year":"1983"},{"key":"10.1016\/0165-6074(86)90067-0_BIB7","first-page":"689","article-title":"Deductive Fault Simulation with Functional Blocks","volume":"vol C-27","author":"MEN '78","year":"1978","journal-title":"IEEE TC"},{"key":"10.1016\/0165-6074(86)90067-0_BIB8","article-title":"Segmentation Constructs for RTS III, a Computer Hardware Description Language based on CDL","author":"PIL '75","year":"1975","journal-title":"Techn. Hochschule Darmstadt, RO 75\/4"},{"key":"10.1016\/0165-6074(86)90067-0_BIB9","series-title":"Proc. 5th Conf. FTSD","first-page":"67","article-title":"Deductive Fault Simulation from Functional Description of Logic Circuits","author":"SAP '82","year":"1984"},{"key":"10.1016\/0165-6074(86)90067-0_BIB10","series-title":"Proc. of Intern. Conf. MICROSYSTEM 84","first-page":"187","article-title":"Microprocessor Test Method","author":"SAP '84","year":"1984"},{"key":"10.1016\/0165-6074(86)90067-0_BIB11","article-title":"Binary List Calculus","author":"SAP '86","year":"1986","journal-title":"Int. Report of II PW"},{"key":"10.1016\/0165-6074(86)90067-0_BIB12","article-title":"Analysing Errors with the Boolean Difference","author":"SEL '68","year":"1968","journal-title":"IEEE TC"},{"key":"10.1016\/0165-6074(86)90067-0_BIB13","series-title":"Proc. Fehlertoleriende Rechnensysteme","first-page":"364","article-title":"VLSI Functional Testing Using Critical Path Traces at a Hardware Description Language Level","author":"SHEN '84","year":"1984"},{"issue":"Nr 2\/3","key":"10.1016\/0165-6074(86)90067-0_BIB14","article-title":"Testing Functional Faults in Digital System Described by Register Transfer Language","volume":"vol VI","author":"SU '82","year":"1982","journal-title":"Jour. of Digital Systems"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900670?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900670?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T02:53:55Z","timestamp":1552618435000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486900670"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,12]]},"references-count":14,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1986,12]]}},"alternative-id":["0165607486900670"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90067-0","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1986,12]]}}}