{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T23:47:12Z","timestamp":1648856832439},"reference-count":6,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,12]]},"DOI":"10.1016\/0165-6074(86)90073-6","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"427-434","source":"Crossref","is-referenced-by-count":6,"title":["Design methodology for low-power full custom RISC microprocessors"],"prefix":"10.1016","volume":"18","author":[{"given":"M.","family":"Ansorge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Piguet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Dijsktra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"No 9","key":"10.1016\/0165-6074(86)90073-6_BIB1","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1982.1654133","article-title":"A VLSI RISC","volume":"Vol. 15","author":"Patterson","year":"1982","journal-title":"IEEE Computer"},{"issue":"No. 10","key":"10.1016\/0165-6074(86)90073-6_BIB2","first-page":"22","article-title":"VLSI RISC Processors","volume":"Vol. 6","author":"Hennessy","year":"1985","journal-title":"VLSI Systems Design"},{"issue":"No 22","key":"10.1016\/0165-6074(86)90073-6_BIB3","first-page":"1238","article-title":"Arbres de d\u00e9cision pour syst\u00e8mes logiques c\u00e2bles ou programm\u00e9s","volume":"Vol. 69","author":"Mange","year":"1978","journal-title":"Bull. ASE\/UCS"},{"key":"10.1016\/0165-6074(86)90073-6_BIB4","first-page":"431","article-title":"Microcomputer design for digital watches","volume":"81","author":"Piguet","year":"1981","journal-title":"EUROMICRO"},{"key":"10.1016\/0165-6074(86)90073-6_BIB5","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1016\/S0167-9260(83)80006-6","article-title":"Design methodology for full custom CMOS microcomputers","volume":"1","author":"Piguet","year":"1983","journal-title":"INGTGRATION, The VLSI Journal"},{"issue":"No 3","key":"10.1016\/0165-6074(86)90073-6_BIB6","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1109\/JSSC.1984.1052158","article-title":"A metal-oriented layout structure for CMOS logic","volume":"Vol. SC-19","author":"Piguet","year":"1984","journal-title":"IEEE J. of Solid-State Circuits"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900736?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900736?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T02:53:48Z","timestamp":1552618428000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486900736"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,12]]},"references-count":6,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1986,12]]}},"alternative-id":["0165607486900736"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90073-6","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1986,12]]}}}