{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T20:17:27Z","timestamp":1649017047759},"reference-count":8,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1986,12,1]],"date-time":"1986-12-01T00:00:00Z","timestamp":533779200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,12]]},"DOI":"10.1016\/0165-6074(86)90095-5","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"591-595","source":"Crossref","is-referenced-by-count":0,"title":["A VLSI architecture for the Central Processor of a digital switch"],"prefix":"10.1016","volume":"18","author":[{"given":"P.","family":"Dasiewicz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.F.","family":"Corbett","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.E.","family":"Seviora","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(86)90095-5_BIB1","series-title":"Proc. 1980 Internat. Communications Conference","first-page":"1","article-title":"GTD-5 EAX Hardware Description","author":"Jinbo","year":"1980"},{"issue":"No. 4","key":"10.1016\/0165-6074(86)90095-5_BIB2","article-title":"DMS-100 Family of Digital Switches","volume":"Vol. 7","year":"1980","journal-title":"Bell-Northern Research Telesis"},{"issue":"No. 2\/3","key":"10.1016\/0165-6074(86)90095-5_BIB3","article-title":"ITT1240 Digital Exchange","volume":"Vol. 56","year":"1981","journal-title":"Electrical Communication"},{"key":"10.1016\/0165-6074(86)90095-5_BIB4","series-title":"Session 31A: No. 5 ESS","year":"1981"},{"key":"10.1016\/0165-6074(86)90095-5_BIB5","series-title":"Proc. 1978 Internat. Communications Conference","first-page":"1","article-title":"DMS-200 Control Structure","author":"Cesaratto","year":"1982"},{"issue":"1","key":"10.1016\/0165-6074(86)90095-5_BIB6","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1145\/356869.356873","article-title":"Data-Driven and Demand-Driven Computer Architectures","volume":"14","author":"Treleaven","year":"1982","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/0165-6074(86)90095-5_BIB7","article-title":"The Architecture of a Procedure Flow Processor For a Soft Real-Time Computer","author":"Corbett","year":"1985"},{"issue":"3","key":"10.1016\/0165-6074(86)90095-5_BIB8","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache Memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM Computing Surveys"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900955?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486900955?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T02:53:27Z","timestamp":1552618407000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486900955"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,12]]},"references-count":8,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1986,12]]}},"alternative-id":["0165607486900955"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90095-5","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1986,12]]}}}