{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T14:38:51Z","timestamp":1649169531464},"reference-count":20,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1986,3,1]],"date-time":"1986-03-01T00:00:00Z","timestamp":510019200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1986,3]]},"DOI":"10.1016\/0165-6074(86)90120-1","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T00:56:11Z","timestamp":1060304171000},"page":"119-128","source":"Crossref","is-referenced-by-count":0,"title":["Analyzing the RISC in gallium arsenide"],"prefix":"10.1016","volume":"17","author":[{"given":"K.","family":"Keirn","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Milutinovi\u0107","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(86)90120-1_BIB1","series-title":"EE595A Class Notes","author":"Bass","year":"1984"},{"key":"10.1016\/0165-6074(86)90120-1_BIB2","doi-asserted-by":"crossref","first-page":"721","DOI":"10.1109\/TC.1979.1675239","article-title":"An O(n) Parallel Multiplier with Bit-Sequential Input and Output","volume":"Vol. c-28","author":"Chen","year":"1979","journal-title":"IEEE Transactions on Computers"},{"issue":"No. 6","key":"10.1016\/0165-6074(86)90120-1_BIB3","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1145\/641914.641918","article-title":"Comments on 'The Case for the Reduced Instruction Set Computer, by Patterson and Ditzel","volume":"Vol. 8","author":"Clark","year":"1980","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"10.1016\/0165-6074(86)90120-1_BIB4","first-page":"69","article-title":"Reduced-instruction set multi-microcomputer system","volume":"Vol. 53","author":"Foti","year":"1984"},{"issue":"No. 9","key":"10.1016\/0165-6074(86)90120-1_BIB5","doi-asserted-by":"crossref","first-page":"878","DOI":"10.1109\/TC.1983.1676341","article-title":"On a Bit-Serial Input and Bit-Serial Output Multiplier","volume":"Vol. c-32","author":"Gnanasekaran","year":"1983","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(86)90120-1_BIB6","article-title":"Current Pin Count Limitations","author":"Heagerty","year":"1985","journal-title":"Purdue University Invited Lecture"},{"key":"10.1016\/0165-6074(86)90120-1_BIB7","series-title":"Proceedings of the 1984 IEEE International Solid State Circuits Conference","first-page":"46","article-title":"A GaAs 4Kb SRAM with Direct Coupled FET Logic","author":"Hirayama","year":"1984"},{"key":"10.1016\/0165-6074(86)90120-1_BIB8","series-title":"Computer Arithmetic: Principles, Architecture, and Design","author":"Hwang","year":"1979"},{"key":"10.1016\/0165-6074(86)90120-1_BIB9","series-title":"Technical Report 83-255","article-title":"Code Optimization of Pipeline Constraints","author":"Gross","year":"1983"},{"key":"10.1016\/0165-6074(86)90120-1_BIB10","series-title":"PhD Thesis","article-title":"Reduced Instruction Set Computer Architectures for VLSI","author":"Katevenis","year":"1983"},{"key":"10.1016\/0165-6074(86)90120-1_BIB11","series-title":"EE595 (HLL Architectures for VLSI) class project","article-title":"Details of EE595 Class Project","author":"Keirn","year":"1984"},{"key":"10.1016\/0165-6074(86)90120-1_BIB12","doi-asserted-by":"crossref","DOI":"10.1109\/MC.1986.1663177","article-title":"An Introduction to the GaAs Microprocessor Architecture for VLSI","author":"Milutinovi\u0107","year":"1986","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(86)90120-1_BIB13","series-title":"Proceedings of the Tenth Annual International Symposium on Computer Architecture","first-page":"108","article-title":"Architecture of a VSLI-Instruction Cache for a RISC","author":"Patterson","year":"1983"},{"issue":"No. 6","key":"10.1016\/0165-6074(86)90120-1_BIB14","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/641914.641917","article-title":"The Case for the Reduced Instruction Set Computer","volume":"Vol. 8","author":"Patterson","year":"1980","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"No. 11","key":"10.1016\/0165-6074(86)90120-1_BIB15","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/MM.1982.291014","article-title":"Assessing RISCs in High- Level Language Support","volume":"Vol. 15","author":"Patterson","year":"1982","journal-title":"IEEE MICRO"},{"issue":"No. 9","key":"10.1016\/0165-6074(86)90120-1_BIB16","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1982.1654133","article-title":"A VLSI RISC","volume":"Vol. 15","author":"Patterson","year":"1982","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(86)90120-1_BIB17","series-title":"Internal Report","article-title":"The Implementation of MIPS","author":"Przybylski","year":"1984"},{"issue":"No. 3","key":"10.1016\/0165-6074(86)90120-1_BIB18","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1147\/rd.273.0237","article-title":"The 801 Minicomputer","volume":"Vol. 27","author":"Radin","year":"1983","journal-title":"IBM Journal of Research and Development"},{"issue":"No. 11","key":"10.1016\/0165-6074(86)90120-1_BIB19","doi-asserted-by":"crossref","first-page":"977","DOI":"10.1109\/TC.1983.1676149","article-title":"Strategies for Managing the Register File in RISC","volume":"Vol. c-32","author":"Tamir","year":"1983","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(86)90120-1_BIB20","series-title":"Proceedings of the Eleventh Annual Symposium on Computer Architecture","first-page":"188","article-title":"Architecture of SOAR: Smalltalk on a RISC","author":"Ungar","year":"1984"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486901201?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607486901201?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T22:52:58Z","timestamp":1552603978000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607486901201"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,3]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1986,3]]}},"alternative-id":["0165607486901201"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(86)90120-1","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1986,3]]}}}