{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T08:25:38Z","timestamp":1649060738172},"reference-count":21,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1987,8,1]],"date-time":"1987-08-01T00:00:00Z","timestamp":554774400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1987,8]]},"DOI":"10.1016\/0165-6074(87)90022-6","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"83-90","source":"Crossref","is-referenced-by-count":0,"title":["A reconfiguration algorithm for wafer-scale integration of systolic arrays"],"prefix":"10.1016","volume":"21","author":[{"given":"Leonardo","family":"Jervis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"No. 10","key":"10.1016\/0165-6074(87)90022-6_BIB1","doi-asserted-by":"crossref","first-page":"1000","DOI":"10.1109\/TC.1982.1675909","article-title":"Systolic Processing and an Implementation for Signal and Image Processing","volume":"Vol. C31","author":"Kulkarni","year":"1982","journal-title":"IEEE Trans. on Comput."},{"key":"10.1016\/0165-6074(87)90022-6_BIB2","series-title":"Proc. 1986 IEEE Computer Architecture Conf.","article-title":"Warp Architecture and Implementation","author":"Annaratone","year":"1986"},{"issue":"No. 1","key":"10.1016\/0165-6074(87)90022-6_BIB3","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/MC.1982.1653826","article-title":"Introduction to the Configurable Highly Parallel Computer","volume":"Vol. 15","author":"Snyder","year":"1982","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(87)90022-6_BIB4","series-title":"Computer Arrays and Networks: Algorithms-structured Parallel Architectures","author":"Uhr","year":"1982"},{"key":"10.1016\/0165-6074(87)90022-6_BIB5","series-title":"Proc. 9th Symp. Comp. Arch.","first-page":"190","article-title":"Fault Tolerant Wafer Scale Architecture for VLSI","author":"Fussel","year":"1982"},{"key":"10.1016\/0165-6074(87)90022-6_BIB6","first-page":"690","article-title":"Source of Failure and Yield Improvement for VLSI and Restructurable Interconnects for RVLSI and WSI","volume":"vol. 72","author":"Mangir","year":"1984"},{"issue":"No. 9","key":"10.1016\/0165-6074(87)90022-6_BIB7_1","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/MSPEC.1984.6370462","volume":"Vol. 21","year":"1984","journal-title":"IEEE Spectrum"},{"key":"10.1016\/0165-6074(87)90022-6_BIB7_2","first-page":"698","volume":"Vol. SC-13","year":"1978","journal-title":"IEEE Spectrum"},{"key":"10.1016\/0165-6074(87)90022-6_BIB8","series-title":"Proc. IEEE Solid State Circuits Conf.","first-page":"174","article-title":"Self-testing VLSI","author":"Heckelman","year":"1981"},{"issue":"No. 1","key":"10.1016\/0165-6074(87)90022-6_BIB9","first-page":"1","article-title":"A Review of Fault Tolerant Techniques for the Enhancement of IC Yield","volume":"Vol. 2","author":"Moore","year":"1984","journal-title":"GEC Journal of Research"},{"issue":"No. 2","key":"10.1016\/0165-6074(87)90022-6_BIB10","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/MC.1986.1663151","article-title":"Fault Tolerance Techniques for Array Structures used in SuperComputing","volume":"Vol. 19","author":"Negrini","year":"1986","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(87)90022-6_BIB11","series-title":"Proc. ICCD","first-page":"604","article-title":"Systolic Arrays: A Wafer Scale Approach","author":"Hedlund","year":"1984"},{"key":"10.1016\/0165-6074(87)90022-6_BIB12","series-title":"Proc. Real-Time Systems Symp.","first-page":"155","article-title":"Real Time Diagnosis of Homogeneous Systems","author":"Malek","year":"1985"},{"issue":"No. 5","key":"10.1016\/0165-6074(87)90022-6_BIB13","doi-asserted-by":"crossref","first-page":"448","DOI":"10.1109\/TC.1985.1676584","article-title":"Wafer-Scale Integration of Systolic Arrays","volume":"Vol. c34","author":"Leighton","year":"1985","journal-title":"IEEE Trans. on Comp."},{"key":"10.1016\/0165-6074(87)90022-6_BIB14","series-title":"Proc. ICCD","first-page":"611","article-title":"Wafer Scale Integration of Pipelined Processors","author":"Fried","year":"1984"},{"issue":"No. 1","key":"10.1016\/0165-6074(87)90022-6_BIB15","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TC.1984.5009312","article-title":"On Area and Yield Considerations for Fault Tolerant VLSI Processor Array","volume":"Vol. C33","author":"Koren","year":"1984","journal-title":"IEEE Trans. on Comp."},{"issue":"No. 3","key":"10.1016\/0165-6074(87)90022-6_BIB16","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/JSSC.1978.1051050","article-title":"Wafer-Scale Integration: a Fault Tolerant Procedure","volume":"Vol. sc13","author":"Aubusson","year":"1978","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0165-6074(87)90022-6_BIB17","series-title":"Wafer Scale Integration","first-page":"197","article-title":"Algorithms for Delay-Bound Reconfiguration of Arrays","author":"Lombardi","year":"1986"},{"key":"10.1016\/0165-6074(87)90022-6_BIB18_1","series-title":"IFIP Workshop on WSI","first-page":"207","article-title":"Comparative Evaluation of Space and Time-Redundancy Approaches for WSI Processing Arrays","author":"Negrini","year":"1986"},{"key":"10.1016\/0165-6074(87)90022-6_BIB18_2","series-title":"IFIP Workshop on WSI","first-page":"222","article-title":"Comparative Evaluation of Space and Time-Redundancy Approaches for WSI Processing Arrays","author":"Negrini","year":"1986"},{"issue":"No. 11","key":"10.1016\/0165-6074(87)90022-6_BIB19","doi-asserted-by":"crossref","first-page":"1033","DOI":"10.1109\/TC.1985.1676536","article-title":"Gracefully Degradable Processor Arrays","volume":"Vol. c34","author":"Fortes","year":"1985","journal-title":"IEEE Trans. on Comp."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607487900226?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607487900226?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:51:57Z","timestamp":1551088317000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607487900226"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,8]]},"references-count":21,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1987,8]]}},"alternative-id":["0165607487900226"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(87)90022-6","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1987,8]]}}}