{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T23:32:57Z","timestamp":1648942377604},"reference-count":10,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1987,8,1]],"date-time":"1987-08-01T00:00:00Z","timestamp":554774400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1987,8]]},"DOI":"10.1016\/0165-6074(87)90077-9","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"453-461","source":"Crossref","is-referenced-by-count":0,"title":["Formal reasoning about switch-level MOS descriptions"],"prefix":"10.1016","volume":"21","author":[{"given":"Hans","family":"Eveking","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(87)90077-9_BIB1","first-page":"1140","article-title":"A Unified Switching Theory with Applications to VLSI Design","volume":"Vol. 70","author":"Hayes","year":"1982"},{"key":"10.1016\/0165-6074(87)90077-9_BIB2","first-page":"160","article-title":"A Switch-Level Model and Simulator for MOS Digital Systems","volume":"C-33","author":"Bryant","year":"1984","journal-title":"IEEE"},{"key":"10.1016\/0165-6074(87)90077-9_BIB3","series-title":"Proc. '85","first-page":"167","article-title":"The Application of CHDL's to the Abstract Specification of Hardware","author":"Eveking","year":"1983"},{"key":"10.1016\/0165-6074(87)90077-9_BIB4","author":"Piloty","year":"1983"},{"key":"10.1016\/0165-6074(87)90077-9_BIB5","series-title":"Proc. VLSI '81","first-page":"85","article-title":"A Very Simple Model of Sequential Behaviour of nMOS","author":"Gordon","year":"1983"},{"key":"10.1016\/0165-6074(87)90077-9_BIB6","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1016\/0004-3702(84)90044-4","article-title":"VERIFY: A Program for Proving Correctness of Digital Hardware Designs","volume":"Vol. 24","author":"Barrow","year":"1984","journal-title":"Artificial Intelligence"},{"key":"10.1016\/0165-6074(87)90077-9_BIB7","series-title":"Formal Aspects of VLSI Design, Proc. 1985 Edinburgh Workshop on VLSI","first-page":"153","article-title":"Why Higher-Order Logic is a good Formalism for Specifying and Verifying Hardware","author":"Gordon","year":"1986"},{"key":"10.1016\/0165-6074(87)90077-9_BIB8","series-title":"Proc. IFIP Workshop on \u201cFrom H.D.L. Descriptions to Guaranteed Correct Circuit Design\u201d","first-page":"43","article-title":"Hardware Verification using Higher-Order Logic","author":"Camilleri","year":"1986"},{"key":"10.1016\/0165-6074(87)90077-9_BIB9","unstructured":"Lewke, K., Rammig, F.J., Description and Simulation of MOS Devices in Register Transfer Languages, in: Anceau\/Aas (Eds.) , Proc. VLSI '83, pp. 73\u201384, North-Holland."},{"key":"10.1016\/0165-6074(87)90077-9_BIB10","unstructured":"Eveking, H., Formal Verification of Synchronous Systems, in: Milne\/Subrahmanyam (Eds.), Formal Aspects of VLSI Design, Proc. 1985 Edinburgh Workshop on VLSI, pp. 137\u2013152, North-Holland."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607487900779?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607487900779?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:51:14Z","timestamp":1551088274000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607487900779"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,8]]},"references-count":10,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1987,8]]}},"alternative-id":["0165607487900779"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(87)90077-9","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1987,8]]}}}