{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T17:55:07Z","timestamp":1648749307982},"reference-count":21,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1987,8,1]],"date-time":"1987-08-01T00:00:00Z","timestamp":554774400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1987,8]]},"DOI":"10.1016\/0165-6074(87)90092-5","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"569-576","source":"Crossref","is-referenced-by-count":0,"title":["From structural RT description tio floor plan"],"prefix":"10.1016","volume":"21","author":[{"given":"A","family":"Bonomo","sequence":"first","affiliation":[]},{"given":"G","family":"Bussolino","sequence":"additional","affiliation":[]},{"given":"G","family":"Girardi","sequence":"additional","affiliation":[]},{"given":"M","family":"Italiano","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(87)90092-5_BIB1","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-12275-3","author":"Piloty","year":"1983","journal-title":"CONLAN Report"},{"key":"10.1016\/0165-6074(87)90092-5_BIB2","series-title":"Fundamentals of structural Hardware Design","author":"Hartenstein","year":"1977"},{"key":"10.1016\/0165-6074(87)90092-5_BIB3","article-title":"Hardware Description Languages","volume":"Vol. 7","author":"Hartenstein","year":"1986"},{"key":"10.1016\/0165-6074(87)90092-5_BIB4","series-title":"Proc. International Euromicro Symposium","article-title":"ABLED: A RT level Schematic Editor and Simulator Interface","author":"Girardi","year":"1985"},{"key":"10.1016\/0165-6074(87)90092-5_BIB5","series-title":"Proc. International Symposium on Computer Hardware Description Languages","article-title":"KARL \u2014 a Hardware Descrip[tion Language as a part of a CAD tool for VLSI","author":"Hartenstein","year":"1979"},{"key":"10.1016\/0165-6074(87)90092-5_BIB6","article-title":"The HDL Subsystem of an Integrated CAD Systems","volume":"Vol. 7","author":"Girardi","year":"1986"},{"key":"10.1016\/0165-6074(87)90092-5_BIB7","year":"1986","journal-title":"Abstract of the draft final report"},{"key":"10.1016\/0165-6074(87)90092-5_BIB8","series-title":"European Solid State Conference","article-title":"ARIANNA: a Floor Planning tool","author":"Antognetti","year":"1985"},{"key":"10.1016\/0165-6074(87)90092-5_BIB9","article-title":"TESS: Evaluator Topologique Predictif pour la Generation Automatique des Plans de Masse de Circuit VLSI","author":"Da Luz Reis","year":"1983"},{"key":"10.1016\/0165-6074(87)90092-5_BIB10","article-title":"Applications of Artificial Intelligence to VLSI CAD System","author":"Hen Hu","year":"1984","journal-title":"ch2080-0\/84\/0000\/0737 IEEE"},{"key":"10.1016\/0165-6074(87)90092-5_BIB11","article-title":"REX: Automatic Extraction of RT Level Descriptions from Integrated Layout Data","author":"Nebel","year":"1986"},{"key":"10.1016\/0165-6074(87)90092-5_BIB12","series-title":"Proc. 23th Design Automation Conference","article-title":"A Database Interface for an Integrated CAD System","author":"Jullien","year":"1986"},{"key":"10.1016\/0165-6074(87)90092-5_BIB13","article-title":"Database Interface Specification: Reference manual","author":"Jullien","year":"1985"},{"key":"10.1016\/0165-6074(87)90092-5_BIB14","article-title":"ABLED user manual","author":"Biraghi","year":"1986","journal-title":"CVT-project"},{"key":"10.1016\/0165-6074(87)90092-5_BIB15","article-title":"ARIANNA user manual","author":"Arato","year":"1986","journal-title":"CVT-project"},{"key":"10.1016\/0165-6074(87)90092-5_BIB16","article-title":"An algorithm for asynchronous NMOS\/CMOS network analysis in a CAD tool for Physical Faul Simulation","author":"Melgara","year":"1984"},{"key":"10.1016\/0165-6074(87)90092-5_BIB17","series-title":"Proc. of 6th CHDL Conference","article-title":"RTL test generation and validation for VLSI: an integrated set of tools for KARL","author":"Morpurgo","year":"1985"},{"key":"10.1016\/0165-6074(87)90092-5_BIB18","series-title":"Proc. of ICCAD","article-title":"Computer aided synthesis of PLA-based Finite State Machines","author":"De Micheli","year":"1983"},{"key":"10.1016\/0165-6074(87)90092-5_BIB19","article-title":"KARL-III Language Reference Manual","author":"Hartenstein","year":"1986"},{"key":"10.1016\/0165-6074(87)90092-5_BIB20","article-title":"An Experiment on designing with KARENE: the behavioural level","author":"Girardi","year":"1984","journal-title":"CVT Report, CSELT TO"},{"key":"10.1016\/0165-6074(87)90092-5_BIB21","unstructured":"G. De Vincentiis, R. Gerber, L. Leproni, H. Wendt; CVT (CAD-VLSI for Telecommunications) system; to appear in IEEE Design & Test of Computers"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607487900925?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607487900925?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:51:02Z","timestamp":1551088262000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607487900925"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,8]]},"references-count":21,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1987,8]]}},"alternative-id":["0165607487900925"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(87)90092-5","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1987,8]]}}}