{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T21:39:51Z","timestamp":1648762791710},"reference-count":13,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1987,8,1]],"date-time":"1987-08-01T00:00:00Z","timestamp":554774400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1987,8]]},"DOI":"10.1016\/0165-6074(87)90103-7","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"657-663","source":"Crossref","is-referenced-by-count":1,"title":["Coprocessor design for GaAs technology"],"prefix":"10.1016","volume":"21","author":[{"given":"Milan S","family":"Vlajni\u00e9","sequence":"first","affiliation":[]},{"given":"Teodor","family":"Maksimovi\u00e9","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(87)90103-7_BIB1","series-title":"IEEE-CS Joint MTT\/ED Meeting","article-title":"RISC vs CISC, GaAs vs Silicon and Hardware vs Software","author":"Helbig","year":"1986"},{"key":"10.1016\/0165-6074(87)90103-7_BIB2","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MC.1986.1663177","article-title":"An introduction to GaAs Microprocessor Architecture for VLSI","author":"Milutinovi\u00e9","year":"1986","journal-title":"IEEE Computer"},{"issue":"No. 10","key":"10.1016\/0165-6074(87)90103-7_BIB3","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/MC.1986.1663068","article-title":"Signal Processors Based upon GaAs ICs: The need for a Wholistic Design Approach","volume":"Vol. 19","author":"Gilbert","year":"1986","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(87)90103-7_BIB4","unstructured":"Mc Donald, I.F., et.al., \u201cWater Scale Interconnections for Gallium Arsenide Packaging-Applications to RISC Architecture\u201d, in print."},{"issue":"No. 10","key":"10.1016\/0165-6074(87)90103-7_BIB5","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/MC.1986.1663070","article-title":"Issues of Importance in GaAs Microcomputer Systems","volume":"Vol.19","author":"Milutinovi\u0107","year":"1986","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(87)90103-7_BIB6","series-title":"Euromicro Symposium","article-title":"Wafer Scale Integration Implementation of Systolic Arrays for GaAs","author":"Vlajni\u00e9","year":"1986"},{"key":"10.1016\/0165-6074(87)90103-7_BIB7","unstructured":"Milutinovi\u00e9, V., et al., \u201cArchitecture\/Compiler Synergism in GaAs Computer Systems\u201d, in print."},{"key":"10.1016\/0165-6074(87)90103-7_BIB8","first-page":"24","article-title":"Higher Performance Marks Floating-Point Chips","author":"Twaddel","year":"1986","journal-title":"Computer Design"},{"issue":"No. 10","key":"10.1016\/0165-6074(87)90103-7_BIB9","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/MC.1986.1663074","article-title":"Reduced Instructions Set Architecture for a GaAs Microprocessor System","volume":"Vol.19","author":"Fox","year":"1986","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(87)90103-7_BIB10","first-page":"83","article-title":"Postpass Code Optimization of Pipeline Constraints","author":"Gross","year":"1983","journal-title":"Stanford University Technical Report"},{"issue":"No. 11","key":"10.1016\/0165-6074(87)90103-7_BIB11","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1986.1663096","article-title":"Design Decisions in SPUR","volume":"Vol. 19","author":"Hill","year":"1986","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(87)90103-7_BIB12","article-title":"The Design of Floating-Point Processor Unit","author":"Adams","year":"1985","journal-title":"U.C. Berkeley, Technical Report"},{"issue":"No. 10","key":"10.1016\/0165-6074(87)90103-7_BIB13","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/MC.1986.1663072","article-title":"A 32-bit RISC Implemented in Enhancement-Mode JFET GaAs","volume":"Vol.19","author":"Rasset","year":"1986","journal-title":"IEEE Computer"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607487901037?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607487901037?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:50:52Z","timestamp":1551088252000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607487901037"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,8]]},"references-count":13,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1987,8]]}},"alternative-id":["0165607487901037"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(87)90103-7","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1987,8]]}}}