{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T01:04:29Z","timestamp":1649120669588},"reference-count":17,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1987,2,1]],"date-time":"1987-02-01T00:00:00Z","timestamp":539136000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1987,2]]},"DOI":"10.1016\/0165-6074(87)90267-5","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"153-166","source":"Crossref","is-referenced-by-count":0,"title":["An integrated controller for modified inter-integrated circuit protocol"],"prefix":"10.1016","volume":"19","author":[{"given":"D","family":"Del Corso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.L","family":"Civera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L","family":"Reyneri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C","family":"Sanso\u00e8","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(87)90267-5_BIB1","year":"1981"},{"key":"10.1016\/0165-6074(87)90267-5_BIB2","series-title":"IEEE P896 Draft 6.2 (Futurerbus)","year":"1983"},{"key":"10.1016\/0165-6074(87)90267-5_BIB3","year":"1984","journal-title":"Multibus 2 Specification Manual"},{"key":"10.1016\/0165-6074(87)90267-5_BIB4","series-title":"M3BUS: System Specification for High Performance Multiprocessor Machines","author":"Del Corso","year":"1981"},{"key":"10.1016\/0165-6074(87)90267-5_BIB5","year":"1981","journal-title":"iAPX 432 General Data Processor Architecture Reference Manual"},{"key":"10.1016\/0165-6074(87)90267-5_BIB6","series-title":"EUROMICRO 81 Proceedings","article-title":"A Serial Interprocessor Link for Multiprocessor Management in the P896 Backplane Bus","author":"Kirrmann","year":"1981"},{"key":"10.1016\/0165-6074(87)90267-5_BIB7","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1984.1676348","article-title":"Poolp: a Pool of Processor for Process Control Application","author":"Kirrmann","year":"1984","journal-title":"IEEE Trans on Computer No. 10"},{"key":"10.1016\/0165-6074(87)90267-5_BIB8","series-title":"EUROMICRO 81","article-title":"TOMP Multiprocessor Architecture","author":"Civera","year":"1981"},{"key":"10.1016\/0165-6074(87)90267-5_BIB9","article-title":"Circuito Integrato VLSI per la Gestione di Linea Seriale ad Accesso Multiplo","author":"Reyneri","year":"1984"},{"issue":"No. 1","key":"10.1016\/0165-6074(87)90267-5_BIB10","article-title":"Serial I\/O with the MAB8400 Series Microcomputers","volume":"Vol. 3","author":"Moelands","year":"1980","journal-title":"Philips Electronic Components and Applications"},{"key":"10.1016\/0165-6074(87)90267-5_BIB11","article-title":"ISO DP 8524","year":"1983","journal-title":"Addendum to ISO 7498 Covering Connection Less Mode Transmission"},{"key":"10.1016\/0165-6074(87)90267-5_BIB12","doi-asserted-by":"crossref","DOI":"10.1109\/MM.1984.291217","article-title":"The Proposed IEEE 896 Futurebus - a Solution to the Bus Driving Problem","author":"Balakrishnan","year":"1984","journal-title":"IEEE MICRO"},{"key":"10.1016\/0165-6074(87)90267-5_BIB13","article-title":"COBUS, a Firmware Controlled Data Transmission System","volume":"76","author":"Sommer","year":"1976","journal-title":"EUROMICRO"},{"issue":"No. 3","key":"10.1016\/0165-6074(87)90267-5_BIB14","doi-asserted-by":"crossref","DOI":"10.1109\/MM.1983.291121","article-title":"Wire-OR Logic on Transmission Lines","volume":"Vol. 3","author":"Gustavson","year":"1983","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(87)90267-5_BIB15","article-title":"Contention Resolving Circuits for Computer Interrupt Systems","author":"Taub","year":"1982"},{"key":"10.1016\/0165-6074(87)90267-5_BIB16","doi-asserted-by":"crossref","DOI":"10.1109\/MM.1985.304541","article-title":"Events and Interrupts in Multiprocessor Systems","author":"Kirrmann","year":"1985","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(87)90267-5_BIB17","article-title":"Le Project CMP 1981\u20131984","author":"Anceau","year":"1983","journal-title":"Journies GCIS"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607487902675?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607487902675?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:28:50Z","timestamp":1551086930000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607487902675"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,2]]},"references-count":17,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1987,2]]}},"alternative-id":["0165607487902675"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(87)90267-5","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1987,2]]}}}