{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T03:21:27Z","timestamp":1648956087331},"reference-count":20,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1987,6,1]],"date-time":"1987-06-01T00:00:00Z","timestamp":549504000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1987,6]]},"DOI":"10.1016\/0165-6074(87)90278-x","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"179-192","source":"Crossref","is-referenced-by-count":2,"title":["SHAMP: An experimental shared memory multimicroprocessor system for performance evaluation of parallel algorithms"],"prefix":"10.1016","volume":"19","author":[{"given":"Dipak","family":"Ghosal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.M","family":"Patnaik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"No. 3","key":"10.1016\/0165-6074(87)90278-X_BIB1","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/MC.1983.1654324","article-title":"Multiple Microprocessor Systems: What, Why and Where","volume":"Vol. 16","author":"Fathi","year":"1983","journal-title":"Computer"},{"issue":"No. 2","key":"10.1016\/0165-6074(87)90278-X_BIB2","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1145\/356810.356813","article-title":"Experience Using Multiprocessor Systems: A Status Report","volume":"Vol. 12","author":"Jones","year":"1980","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/0165-6074(87)90278-X_BIB3","first-page":"765","article-title":"C.mmp\u2014A Multi-miniprocessor","volume":"Vol. 41","author":"Wulf","year":"1972"},{"key":"10.1016\/0165-6074(87)90278-X_BIB4","series-title":"Technical Report","article-title":"Experiments with a Multiprocessor","author":"Moller-Neilsen","year":"1984"},{"key":"10.1016\/0165-6074(87)90278-X_BIB5","series-title":"Multiprocessor CYBA-M","author":"Dagless","year":"1977"},{"issue":"No. 4","key":"10.1016\/0165-6074(87)90278-X_BIB6","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1109\/TC.1982.1675993","article-title":"Experience with Multiprocessor Algorithms","volume":"Vol. C-31","author":"Deminet","year":"1982","journal-title":"IEEE Trans. on Comput."},{"key":"10.1016\/0165-6074(87)90278-X_BIB7","year":"1978"},{"key":"10.1016\/0165-6074(87)90278-X_BIB8","year":"1978"},{"key":"10.1016\/0165-6074(87)90278-X_BIB9","series-title":"Computer Architecture and Parallel Processing","author":"Hwang","year":"1984"},{"key":"10.1016\/0165-6074(87)90278-X_BIB10","year":"1980"},{"key":"10.1016\/0165-6074(87)90278-X_BIB11","year":"1981"},{"issue":"No. 12","key":"10.1016\/0165-6074(87)90278-X_BIB12","doi-asserted-by":"crossref","first-page":"1185","DOI":"10.1109\/TC.1982.1675942","article-title":"Comparative Performance Analysis of a Single Bus Multiprocessor Architecture","volume":"Vol. C-31","author":"Marsan","year":"1982","journal-title":"IEEE Trans. on Comput."},{"key":"10.1016\/0165-6074(87)90278-X_BIB13","year":"1982"},{"key":"10.1016\/0165-6074(87)90278-X_BIB14","year":"1981"},{"issue":"No. 6","key":"10.1016\/0165-6074(87)90278-X_BIB15","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/MC.1985.1662920","article-title":"Essential Issues in Multiprocessor Systems","volume":"Vol. 18","author":"Gajski","year":"1985","journal-title":"Computer"},{"key":"10.1016\/0165-6074(87)90278-X_BIB16","year":"1982"},{"key":"10.1016\/0165-6074(87)90278-X_BIB17","series-title":"Fundamentals of Interactive Computer Graphics","author":"Foley","year":"1982"},{"key":"10.1016\/0165-6074(87)90278-X_BIB18","article-title":"Multiprocessing Architectures for Parallel Hidden Surface Removal Algorithm","author":"Ghosal","year":"1985"},{"issue":"No. 6","key":"10.1016\/0165-6074(87)90278-X_BIB19","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1016\/0141-9331(84)90180-7","article-title":"Design of a Multibus Compatible Colour Graphics Subsystem","volume":"Vol. 18","author":"Manohar","year":"1984","journal-title":"Microprocessors and Micro-Systems"},{"key":"10.1016\/0165-6074(87)90278-X_BIB20","unstructured":"Ghosal, Dipak, and Patnaik, L.M., \u2018Parallel Polygon Scan Conversion Algorithms: Performance Evaluation on a Shared Bus Architecture\u2019, submitted to Computers and Graphics."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560748790278X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560748790278X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:29:10Z","timestamp":1551086950000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560748790278X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,6]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1987,6]]}},"alternative-id":["016560748790278X"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(87)90278-x","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1987,6]]}}}