{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T13:32:49Z","timestamp":1648906369605},"reference-count":13,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,8]]},"DOI":"10.1016\/0165-6074(88)90025-7","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"35-42","source":"Crossref","is-referenced-by-count":1,"title":["The logic design language and verification environment for the VLSI-\/370"],"prefix":"10.1016","volume":"24","author":[{"given":"Wolfgang","family":"Roesner","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(88)90025-7_BIB1","series-title":"EUROMICRO 88","article-title":"VLSI-\/370 Microprocessor Overview","author":"Painke","year":"1988"},{"key":"10.1016\/0165-6074(88)90025-7_BIB2","series-title":"EUROMICRO 88","article-title":"Logic Synthesis in the Design of the VLSI-\/370 Microprocessor","author":"Kick","year":"1988"},{"key":"10.1016\/0165-6074(88)90025-7_BIB3","series-title":"EUROMICRO 88","article-title":"VLSI-\/370 Microprocessor Verification","author":"Gerst","year":"1988"},{"issue":"No. 1","key":"10.1016\/0165-6074(88)90025-7_BIB4","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1147\/rd.261.0106","article-title":"Boolean Comparison of Hardware and Flowcharts","volume":"Vol. 26","author":"Smith","year":"1982","journal-title":"IBM Journal for Research and Development"},{"key":"10.1016\/0165-6074(88)90025-7_BIB5","series-title":"EUROMICRO 88","article-title":"Hierarchical Physical Design for the VLSI-\/370 Microprocessor","author":"Schulz","year":"1988"},{"key":"10.1016\/0165-6074(88)90025-7_BIB6","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1109\/C-M.1981.220535","article-title":"LSI\/VLSI Design Automation","author":"Raymond","year":"1981","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(88)90025-7_BIB7","series-title":"EUROMICRO","article-title":"Timing Verification for the VLSI-\/370 Microprocessor","author":"Heinkele","year":"1988"},{"key":"10.1016\/0165-6074(88)90025-7_BIB8","unstructured":"IBM Corporation \u201cVM\/SP System Product Interpreter User's Guide\u201d, Form No. SC24-5238."},{"key":"10.1016\/0165-6074(88)90025-7_BIB9","series-title":"Proc. of the 11th Design Automation Workshop","article-title":"A Tool For Computer Design","author":"Weber","year":"1974"},{"issue":"No. 5","key":"10.1016\/0165-6074(88)90025-7_BIB10","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1147\/rd.285.0557","article-title":"Hardware design and description languages in IBM","volume":"Vol. 28","author":"Maissel","year":"1985","journal-title":"IBM J. Research and Development"},{"key":"10.1016\/0165-6074(88)90025-7_BIB11","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MC.1983.1654265","article-title":"Masterimage Approach to VLSI Design","author":"Donze","year":"1983","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(88)90025-7_BIB12","unstructured":"W. Roesner, \u201cA Mixed Level Simulation System for VLSI Logic Designs\u201d, Proc. of the IEEE COMPEURO 87 Conference."},{"key":"10.1016\/0165-6074(88)90025-7_BIB13","series-title":"SCSC Proceedings of the Eastern Simulation Conf.","article-title":"A Mixed Level and Distributed Simulation System for Digital Logic Design","author":"Roesner","year":"1987"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488900257?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488900257?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:54:49Z","timestamp":1551088489000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488900257"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,8]]},"references-count":13,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,8]]}},"alternative-id":["0165607488900257"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90025-7","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,8]]}}}