{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T12:16:29Z","timestamp":1649160989574},"reference-count":6,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,8]]},"DOI":"10.1016\/0165-6074(88)90043-9","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"137-145","source":"Crossref","is-referenced-by-count":0,"title":["Verification of the VLSI-\/370 microprocessor"],"prefix":"10.1016","volume":"24","author":[{"given":"Harald","family":"Gerst","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(88)90043-9_BIB1","article-title":"VLSI-\/370 Microprocessor Overview","volume":"88","author":"Painke","year":"1988","journal-title":"EUROMICRO"},{"key":"10.1016\/0165-6074(88)90043-9_BIB2","article-title":"VLSI-\/370 Microprocessor Chip technology","volume":"88","author":"Schettler","year":"1988","journal-title":"EUROMICRO"},{"key":"10.1016\/0165-6074(88)90043-9_BIB3","article-title":"The logic design language and Verification Environment for the VLSI-\/370 Microprocessor","volume":"88","author":"Roesner","year":"1988","journal-title":"EUROMICRO"},{"key":"10.1016\/0165-6074(88)90043-9_BIB4","article-title":"Logic Synthesis in the design of the VLSI-\/370 Microprocessor","volume":"88","author":"Kick","year":"1988","journal-title":"EUROMICRO"},{"key":"10.1016\/0165-6074(88)90043-9_BIB5","article-title":"Timing Verification Environment for the VLSI-\/370 Microprocessor","volume":"88","author":"Heinkele","year":"1988","journal-title":"EUROMICRO"},{"key":"10.1016\/0165-6074(88)90043-9_BIB6","article-title":"Hierarchical Physical Design for the VLSI-\/370 Microprocessor","volume":"88","author":"Schulz","year":"1988","journal-title":"EUROMICRO"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488900439?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488900439?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:54:38Z","timestamp":1551088478000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488900439"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,8]]},"references-count":6,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,8]]}},"alternative-id":["0165607488900439"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90043-9","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,8]]}}}