{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T21:52:10Z","timestamp":1648590730314},"reference-count":10,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,8]]},"DOI":"10.1016\/0165-6074(88)90069-5","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"299-305","source":"Crossref","is-referenced-by-count":1,"title":["A transputer-based accelerator for multilevel digital simulation"],"prefix":"10.1016","volume":"24","author":[{"given":"Franz J","family":"Rammig","sequence":"first","affiliation":[]},{"given":"Martin","family":"Schrewe","sequence":"additional","affiliation":[]},{"given":"Gerhard","family":"Vorloeper","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(88)90069-5_BIB1","year":"1988"},{"key":"10.1016\/0165-6074(88)90069-5_BIB2","series-title":"Proceedings of COMPEURO'87","article-title":"Multilevel Simulation Techniques","author":"Rammig","year":"1987"},{"key":"10.1016\/0165-6074(88)90069-5_BIB3","series-title":"Logic Design and Simulation","article-title":"Mixed Level Modeling and Simulation of VLSI-Systems","author":"Rammig","year":"1986"},{"key":"10.1016\/0165-6074(88)90069-5_BIB4","author":"Rammig","year":"1985"},{"key":"10.1016\/0165-6074(88)90069-5_BIB5","series-title":"Occam 2","author":"Steinmetz","year":"1987"},{"key":"10.1016\/0165-6074(88)90069-5_BIB6","article-title":"Alternative Konzepte zur Hardwareunterst\u00fctzung von Mehrebensimulation","author":"Schrewe","year":"1987"},{"key":"10.1016\/0165-6074(88)90069-5_BIB7","series-title":"Proceedings of the 21th Design Automation Conference","article-title":"ULTIMATE: A Hardware Logic Simulation Engine","author":"Glazier","year":"1984"},{"key":"10.1016\/0165-6074(88)90069-5_BIB8","series-title":"Proceedings of the VLSI'85","article-title":"High Performance Computing for Digital Design Simulation","author":"Hahn","year":"1985"},{"key":"10.1016\/0165-6074(88)90069-5_BIB9","series-title":"Megaframe and Programming Environment","author":"Hahn","year":"1985"},{"issue":"No. 2","key":"10.1016\/0165-6074(88)90069-5_BIB10","doi-asserted-by":"crossref","DOI":"10.1016\/S0022-0000(69)80011-5","article-title":"Parallel Program Schemata","volume":"Vol. 3","author":"Karp","year":"1969","journal-title":"Journal of Computer and System Sciences"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488900695?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488900695?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T04:54:14Z","timestamp":1551070454000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488900695"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,8]]},"references-count":10,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,8]]}},"alternative-id":["0165607488900695"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90069-5","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,8]]}}}