{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T06:40:14Z","timestamp":1648536014082},"reference-count":13,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,8]]},"DOI":"10.1016\/0165-6074(88)90077-4","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"347-352","source":"Crossref","is-referenced-by-count":0,"title":["Let's design asynchronous VLSI systems"],"prefix":"10.1016","volume":"24","author":[{"given":"Zebo","family":"Peng","sequence":"first","affiliation":[]}],"member":"78","reference":[{"issue":"No. 1","key":"10.1016\/0165-6074(88)90077-4_BIB1","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.1982.1051685","article-title":"A Synchronous Approach for Clocking VLSI Systems","volume":"Vol. 17","author":"Anceau","year":"1982","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0165-6074(88)90077-4_BIB2","article-title":"Logic Designers Toss Out the Clock","author":"Barney","year":"1985","journal-title":"Electronics"},{"issue":"No. 7","key":"10.1016\/0165-6074(88)90077-4_BIB3","doi-asserted-by":"crossref","first-page":"634","DOI":"10.1109\/TCS.1981.1085036","article-title":"A Design Methodology and Computer Aids for Digital VLSI Systems","volume":"Vol. 28","author":"Director","year":"1981","journal-title":"IEEE Trans. Circuits and Systems"},{"issue":"No. 8","key":"10.1016\/0165-6074(88)90077-4_BIB4","doi-asserted-by":"crossref","first-page":"734","DOI":"10.1109\/TC.1985.1676619","article-title":"Synchronizing Large VLSI Processor Arrays","volume":"Vol. 34","author":"Fisher Allan","year":"1985","journal-title":"IEEE Trans. Computers"},{"issue":"No. 2","key":"10.1016\/0165-6074(88)90077-4_BIB5","article-title":"Automated Synthesis of Digital Hardware","volume":"Vol. 31","author":"Hafer Louis","year":"1982","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(88)90077-4_BIB6","series-title":"Proc. IFIP 10.3 Workshop on Hardware Supported Implementation of Concurrent Languages in Distributed Systems","article-title":"A Architectural Strategy for Asynchronous Processing","author":"Lawson Harold","year":"1984"},{"key":"10.1016\/0165-6074(88)90077-4_BIB7","series-title":"Introduction to VLSI Systems","author":"Mead","year":"1980"},{"key":"10.1016\/0165-6074(88)90077-4_BIB8","series-title":"Proc. 10th World Computer Congress","first-page":"859","article-title":"Construction of Asynchronous Concurrent Systems From Their Behavioural Specifications","author":"Peng","year":"1986"},{"key":"10.1016\/0165-6074(88)90077-4_BIB9","article-title":"A Formal Methodology for Automated Synthesis of VLSI Systems","author":"Peng","year":"1987"},{"key":"10.1016\/0165-6074(88)90077-4_BIB10","series-title":"Proc. Caltech Conf. on VLSI","first-page":"345","article-title":"Self-Timed VLSI Systems","author":"Seitz Charles","year":"1979"},{"key":"10.1016\/0165-6074(88)90077-4_BIB11","series-title":"Proc. Caltech Conf. on VLSI","first-page":"375","article-title":"Synchronization Strategies","author":"Stucki","year":"1979"},{"key":"10.1016\/0165-6074(88)90077-4_BIB12","series-title":"Microelectronics and Computer Science","author":"Sutherland","year":"1977"},{"issue":"No. 1","key":"10.1016\/0165-6074(88)90077-4_BIB13","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1016\/0167-9260(86)90039-8","article-title":"Signal Resynchronization in VLSI Systems","volume":"Vol. 4","author":"Svensson","year":"1986","journal-title":"Integration, the VLSI Journal"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488900774?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488900774?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T04:54:06Z","timestamp":1551070446000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488900774"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,8]]},"references-count":13,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,8]]}},"alternative-id":["0165607488900774"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90077-4","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,8]]}}}